summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorcoadde [Márcio Alexandre Silva Delgado] <coadde@parabola.nu>2015-06-04 06:38:22 -0300
committercoadde [Márcio Alexandre Silva Delgado] <coadde@parabola.nu>2015-06-04 06:38:22 -0300
commit00c476b594c415e80583ab285cd55dd2f7743cce (patch)
tree963f94c30d0a809972528741d5b54256e897b35f
parentd34fe86cd686ece409617c1816d03539f288d9a8 (diff)
downloadabslibre-00c476b594c415e80583ab285cd55dd2f7743cce.tar.gz
abslibre-00c476b594c415e80583ab285cd55dd2f7743cce.tar.bz2
abslibre-00c476b594c415e80583ab285cd55dd2f7743cce.zip
update cross-binutils
Diffstat
-rw-r--r--cross/cross-binutils/PKGBUILD113
-rw-r--r--cross/cross-binutils/binutils-2.24-CVE-2014-8484.patch31
-rw-r--r--cross/cross-binutils/binutils-2.24-CVE-2014-8485.patch70
-rw-r--r--cross/cross-binutils/binutils-2.24-CVE-2014-8501.patch26
-rw-r--r--cross/cross-binutils/binutils-2.24-CVE-2014-8502-pre.patch481
-rw-r--r--cross/cross-binutils/binutils-2.24-CVE-2014-8502.patch547
-rw-r--r--cross/cross-binutils/binutils-2.24-CVE-2014-8503.patch16
-rw-r--r--cross/cross-binutils/binutils-2.24-CVE-2014-8504.patch50
-rw-r--r--cross/cross-binutils/binutils-2.24-CVE-2014-8737.patch128
-rw-r--r--cross/cross-binutils/binutils-2.24-CVE-2014-8738.patch48
-rw-r--r--cross/cross-binutils/binutils-2.24-gold-testsuite-plugin.patch229
-rw-r--r--cross/cross-binutils/binutils-2.24-lto-testsuite.patch78
-rw-r--r--cross/cross-binutils/binutils-2.24-shared-pie.patch99
-rw-r--r--cross/cross-binutils/binutils-2.24-strings-all-default.patch310
-rw-r--r--cross/cross-binutils/binutils-e9c1bdad.patch78
-rw-r--r--cross/cross-binutils/binutils-xtensa.patch28972
16 files changed, 29076 insertions, 2200 deletions
diff --git a/cross/cross-binutils/PKGBUILD b/cross/cross-binutils/PKGBUILD
index f7228e595..59a882d90 100644
--- a/cross/cross-binutils/PKGBUILD
+++ b/cross/cross-binutils/PKGBUILD
@@ -1,5 +1,5 @@
-# Maintainer (Arch): Allan McRae <allan@archlinux.org>
# Maintainer: Márcio Silva (Parabola) <coadde@parabola.nu>
+# Maintainer (Arch): Allan McRae <allan@archlinux.org>
# toolchain build order: {kernel}-api-headers->glibc->binutils->gcc->binutils->glibc
@@ -11,7 +11,7 @@
# ->binutils(target system)->gcc(target system)->binutils(target system)
# ->glibc(target system)
-# NOTE: libtool requires rebuilt with each new gcc version
+# build from head of release branch as bug fix releases are rare
#--------------------------------------------------------------------------------
# cross-compile table
@@ -122,92 +122,38 @@ fi
_pkgname=binutils
pkgname=$_target-$_pkgname
-pkgver=2.24
-pkgrel=8
+pkgver=2.25
+pkgrel=5
+_commit=69352378
pkgdesc="A set of programs to assemble and manipulate binary and object files"
-arch=('i686' 'x86_64' 'mips64el')
+arch=('i686' 'x86_64' 'armv7h' 'aarch64' 'mips64el')
url="http://www.gnu.org/software/$_pkgname/"
license=('GPL')
groups=('cross-devel')
depends=('glibc>=2.20' 'zlib')
+makedepends=('git')
checkdepends=('dejagnu' 'bc')
-provides=("$_pkgname=$pkgver")
-conflicts=("$_pkgname")
options=('staticlibs' '!distcc' '!ccache')
install=$_pkgname.install
-source=(ftp://ftp.gnu.org/gnu/$_pkgname/$_pkgname-${pkgver}.tar.bz2{,.sig}
- $_pkgname-$pkgver-lto-testsuite.patch
- $_pkgname-$pkgver-gold-testsuite-plugin.patch
- $_pkgname-$pkgver-shared-pie.patch
- $_pkgname-$pkgver-CVE-2014-8484.patch
- $_pkgname-$pkgver-CVE-2014-8485.patch
- $_pkgname-$pkgver-CVE-2014-8501.patch
- $_pkgname-$pkgver-CVE-2014-8502.patch
- $_pkgname-$pkgver-CVE-2014-8503.patch
- $_pkgname-$pkgver-CVE-2014-8504.patch
- $_pkgname-$pkgver-CVE-2014-8737.patch
- $_pkgname-$pkgver-CVE-2014-8738.patch
- $_pkgname-$pkgver-strings-all-default.patch
+#source=(ftp://ftp.gnu.org/gnu/$_pkgname/$_pkgname-${pkgver}.tar.bz2{,.sig})
+source=(git://sourceware.org/git/$_pkgname-gdb.git#commit=${_commit}
+ $_pkgname-e9c1bdad.patch
$_pkgname-xtensa.patch::https://raw.githubusercontent.com/qca/open-ath9k-htc-firmware/1.3.2/local/patches/$_pkgname.patch)
-md5sums=('e0f71a7b2ddab0f8612336ac81d9636b'
- 'SKIP'
- 'e68a1f221545f082baa5bd417cd077af'
- 'e46bbb03abaa5db58c12247644dc4857'
- 'ec59461c4febab9cfe1c1ef33326bc50'
- '125d8ce675ced84814d5f068106dbaa3'
- '6923e5279a84cb7134b07e2cf6686434'
- '4c590dc70829d8f4fc190f0fe7e3add8'
- '64efddd24d5628437cc457b468df8de3'
- '70540e2c6418a54ad88ab9c6b988d075'
- 'acce1f1d28db6bdb84b430a05f331366'
- '12fb3e860203a06b5d1f4b023c06dcec'
- 'd35b0ccb79d565757821b3e0206f3873'
- '99445d528110543d88b59a1ec7677592'
+md5sums=('SKIP'
+ 'eb3aceaab8ed26e06d505f82beb30f8f'
'7077126d96e9a755a0eaddb5505efe68')
-validpgpkeys=('EAF1C276A747E9ED86210CBAC3126D3B4AE55E93')
+#validpgpkeys=('EAF1C276A747E9ED86210CBAC3126D3B4AE55E93')
prepare() {
- cd ${srcdir}/$_pkgname-${pkgver}
+ #cd ${srcdir}/$_pkgname-${pkgver}
+ cd ${srcdir}/$_pkgname-gdb
+
+ # https://sourceware.org/bugzilla/show_bug.cgi?id=16992
+ patch -p1 -i ${srcdir}/$_pkgname-e9c1bdad.patch
# hack! - libiberty configure tests for header files using "$CPP $CPPFLAGS"
sed -i "/ac_cpp=/s/\$CPPFLAGS/\$CPPFLAGS -O2/" libiberty/configure
- # fix lto testsuite with gcc-4.9 - commits b35d44f1 and 37a6ac44
- patch -p1 -i $srcdir/$_pkgname-$pkgver-lto-testsuite.patch
-
- # fix gold testsuite with gcc-4.9 - commit ae447ddd
- patch -p1 -i $srcdir/$_pkgname-$pkgver-gold-testsuite-plugin.patch
-
- # fix issues with -static -fPIE -pie - commit 4199e3b8
- patch -p1 -i $srcdir/$_pkgname-$pkgver-shared-pie.patch
-
- # CVE-2014-8484 - backport of commit bd25671c
- patch -p1 -i $srcdir/$_pkgname-$pkgver-CVE-2014-8484.patch
-
- # CVE-2014-8485 - commit 493a3386
- patch -p1 -i $srcdir/$_pkgname-$pkgver-CVE-2014-8485.patch
-
- # CVE-2014-8501 - commit 7e1e1988
- patch -p1 -i $srcdir/$_pkgname-$pkgver-CVE-2014-8501.patch
-
- # CVE-2014-8502 - commits bf67003b and 5a4b0ccc
- patch -p1 -i $srcdir/$_pkgname-$pkgver-CVE-2014-8502.patch
-
- # CVE-2014-8503 - commit 0102ea8c
- patch -p1 -i $srcdir/$_pkgname-$pkgver-CVE-2014-8503.patch
-
- # CVE-2014-8504 - commit 708d7d0d
- patch -p1 -i $srcdir/$_pkgname-$pkgver-CVE-2014-8504.patch
-
- # CVE-2014-8737 - commit dd9b91de
- patch -p1 -i $srcdir/$_pkgname-$pkgver-CVE-2014-8737.patch
-
- # CVE-2014-8738 - commit bb0d8671
- patch -p1 -i $srcdir/$_pkgname-$pkgver-CVE-2014-8738.patch
-
- # strings -a default - commit 7fac9594 (fedora backport)
- patch -p0 -i $srcdir/$_pkgname-$pkgver-strings-all-default.patch
-
# open-ath9k-htc-firmware patch on xtensa-unknown-elf
[[ $_target == xtensa-unknown-elf ]] && patch -p1 -i ${srcdir}/$_pkgname-xtensa.patch
@@ -217,12 +163,14 @@ prepare() {
build() {
cd ${srcdir}/$_pkgname-build
- ${srcdir}/$_pkgname-${pkgver}/configure --prefix=/usr \
+ #${srcdir}/$_pkgname-${pkgver}/configure --prefix=/usr \
+ ${srcdir}/$_pkgname-gdb/configure --prefix=/usr \
--with-lib-path=/usr/lib:/usr/local/lib \
--with-bugurl=https://labs.parabola.nu/ \
- --enable-threads --enable-shared --with-pic \
+ --enable-threads --with-pic \
--enable-ld=default --enable-gold --enable-plugins \
- --disable-werror --target=$_target --program-prefix=$_target-
+ --disable-werror --disable-gdb --disable-nls \
+ --target=$_target --with-sysroot=/usr/$_target
# check the host environment and makes sure all the necessary tools are available
make configure-host
@@ -240,17 +188,8 @@ check() {
package() {
cd ${srcdir}/$_pkgname-build
- make prefix=${pkgdir}/usr tooldir=${pkgdir}/usr install
+ make prefix=${pkgdir}/usr install
- # link files
- for bin in addr2line c++filt dwp elfedit gprof ld{,.bfd,.gold} readelf size strings; do
- ln -s $_target-$bin $pkgdir/usr/bin/$bin; done
- if [[ $CHOST != $_target ]]; then
- for include in $(ls -1 $pkgdir/usr/$CHOST/$_target/include); do
- install -d $pkgdir/usr/include && ln -s $include $pkgdir/usr/include/$include; done
- for lib in $(ls -1 $pkgdir/usr/$CHOST/$_target/lib); do
- ln -s $lib $pkgdir/usr/lib/$lib; done
- fi
- for man in $(ls -1 $pkgdir/usr/share/man/man1); do
- ln -s $man $pkgdir/usr/share/man/man1/${man#$_target-}; done
+ # Remove info documents that conflict with host version
+ rm -rf ${pkgdir}/usr/share/info
}
diff --git a/cross/cross-binutils/binutils-2.24-CVE-2014-8484.patch b/cross/cross-binutils/binutils-2.24-CVE-2014-8484.patch
deleted file mode 100644
index 69a5e8506..000000000
--- a/cross/cross-binutils/binutils-2.24-CVE-2014-8484.patch
+++ /dev/null
@@ -1,31 +0,0 @@
---- binutils-2.24/bfd/srec.c 2013-11-04 16:33:37.000000000 +0100
-+++ binutils-2.24-1/bfd/srec.c 2014-10-24 21:46:38.973046641 +0200
-@@ -455,7 +455,7 @@
- {
- file_ptr pos;
- char hdr[3];
-- unsigned int bytes;
-+ unsigned int bytes, min_bytes;
- bfd_vma address;
- bfd_byte *data;
- unsigned char check_sum;
-@@ -478,6 +478,19 @@
- }
-
- check_sum = bytes = HEX (hdr + 1);
-+ min_bytes = 3;
-+ if (hdr[0] == '2' || hdr[0] == '8')
-+ min_bytes = 4;
-+ else if (hdr[0] == '3' || hdr[0] == '7')
-+ min_bytes = 5;
-+ if (bytes < min_bytes)
-+ {
-+ (*_bfd_error_handler) (_("%B:%d: byte count %d too small\n"),
-+ abfd, lineno, bytes);
-+ bfd_set_error (bfd_error_bad_value);
-+ goto error_return;
-+ }
-+
- if (bytes * 2 > bufsize)
- {
- if (buf != NULL)
diff --git a/cross/cross-binutils/binutils-2.24-CVE-2014-8485.patch b/cross/cross-binutils/binutils-2.24-CVE-2014-8485.patch
deleted file mode 100644
index 705c74835..000000000
--- a/cross/cross-binutils/binutils-2.24-CVE-2014-8485.patch
+++ /dev/null
@@ -1,70 +0,0 @@
-diff --git a/bfd/elf.c b/bfd/elf.c
-index c884d1d..c8ac826 100644
---- a/bfd/elf.c
-+++ b/bfd/elf.c
-@@ -608,9 +608,10 @@ setup_group (bfd *abfd, Elf_Internal_Shdr *hdr, asection *newsect)
- if (shdr->contents == NULL)
- {
- _bfd_error_handler
-- (_("%B: Corrupt size field in group section header: 0x%lx"), abfd, shdr->sh_size);
-+ (_("%B: corrupt size field in group section header: 0x%lx"), abfd, shdr->sh_size);
- bfd_set_error (bfd_error_bad_value);
-- return FALSE;
-+ -- num_group;
-+ continue;
- }
-
- memset (shdr->contents, 0, amt);
-@@ -618,8 +619,17 @@ setup_group (bfd *abfd, Elf_Internal_Shdr *hdr, asection *newsect)
- if (bfd_seek (abfd, shdr->sh_offset, SEEK_SET) != 0
- || (bfd_bread (shdr->contents, shdr->sh_size, abfd)
- != shdr->sh_size))
-- return FALSE;
--
-+ {
-+ _bfd_error_handler
-+ (_("%B: invalid size field in group section header: 0x%lx"), abfd, shdr->sh_size);
-+ bfd_set_error (bfd_error_bad_value);
-+ -- num_group;
-+ /* PR 17510: If the group contents are even partially
-+ corrupt, do not allow any of the contents to be used. */
-+ memset (shdr->contents, 0, amt);
-+ continue;
-+ }
-+
- /* Translate raw contents, a flag word followed by an
- array of elf section indices all in target byte order,
- to the flag word followed by an array of elf section
-@@ -651,6 +661,21 @@ setup_group (bfd *abfd, Elf_Internal_Shdr *hdr, asection *newsect)
- }
- }
- }
-+
-+ /* PR 17510: Corrupt binaries might contain invalid groups. */
-+ if (num_group != (unsigned) elf_tdata (abfd)->num_group)
-+ {
-+ elf_tdata (abfd)->num_group = num_group;
-+
-+ /* If all groups are invalid then fail. */
-+ if (num_group == 0)
-+ {
-+ elf_tdata (abfd)->group_sect_ptr = NULL;
-+ elf_tdata (abfd)->num_group = num_group = -1;
-+ (*_bfd_error_handler) (_("%B: no valid group sections found"), abfd);
-+ bfd_set_error (bfd_error_bad_value);
-+ }
-+ }
- }
- }
-
-@@ -716,6 +741,7 @@ setup_group (bfd *abfd, Elf_Internal_Shdr *hdr, asection *newsect)
- {
- (*_bfd_error_handler) (_("%B: no group info for section %A"),
- abfd, newsect);
-+ return FALSE;
- }
- return TRUE;
- }
---
-1.7.1
-
diff --git a/cross/cross-binutils/binutils-2.24-CVE-2014-8501.patch b/cross/cross-binutils/binutils-2.24-CVE-2014-8501.patch
deleted file mode 100644
index 131288585..000000000
--- a/cross/cross-binutils/binutils-2.24-CVE-2014-8501.patch
+++ /dev/null
@@ -1,26 +0,0 @@
-diff --git a/bfd/peXXigen.c b/bfd/peXXigen.c
-index 2fb631c..987be40 100644
---- a/bfd/peXXigen.c
-+++ b/bfd/peXXigen.c
-@@ -504,6 +504,18 @@ _bfd_XXi_swap_aouthdr_in (bfd * abfd,
- {
- int idx;
-
-+ /* PR 17512: Corrupt PE binaries can cause seg-faults. */
-+ if (a->NumberOfRvaAndSizes > 16)
-+ {
-+ (*_bfd_error_handler)
-+ (_("%B: aout header specifies an invalid number of data-directory entries: %d"),
-+ abfd, a->NumberOfRvaAndSizes);
-+ /* Paranoia: If the number is corrupt, then assume that the
-+ actual entries themselves might be corrupt as well. */
-+ a->NumberOfRvaAndSizes = 0;
-+ }
-+
-+
- for (idx = 0; idx < a->NumberOfRvaAndSizes; idx++)
- {
- /* If data directory is empty, rva also should be 0. */
---
-1.7.1
-
diff --git a/cross/cross-binutils/binutils-2.24-CVE-2014-8502-pre.patch b/cross/cross-binutils/binutils-2.24-CVE-2014-8502-pre.patch
deleted file mode 100644
index f300e7327..000000000
--- a/cross/cross-binutils/binutils-2.24-CVE-2014-8502-pre.patch
+++ /dev/null
@@ -1,481 +0,0 @@
-diff --git a/bfd/elf.c b/bfd/elf.c
-index c8ac826..3fcf2d8 100644
---- a/bfd/elf.c
-+++ b/bfd/elf.c
-@@ -1578,38 +1578,67 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- Elf_Internal_Ehdr *ehdr;
- const struct elf_backend_data *bed;
- const char *name;
-+ bfd_boolean ret = TRUE;
-+ static bfd_boolean * sections_being_created = NULL;
-+ static unsigned int nesting = 0;
-
- if (shindex >= elf_numsections (abfd))
- return FALSE;
-
-+ if (++ nesting > 3)
-+ {
-+ /* PR17512: A corrupt ELF binary might contain a recursive group of
-+ sections, each the string indicies pointing to the next in the
-+ loop. Detect this here, by refusing to load a section that we are
-+ already in the process of loading. We only trigger this test if
-+ we have nested at least three sections deep as normal ELF binaries
-+ can expect to recurse at least once. */
-+
-+ if (sections_being_created == NULL)
-+ {
-+ /* FIXME: It would be more efficient to attach this array to the bfd somehow. */
-+ sections_being_created = (bfd_boolean *)
-+ bfd_zalloc (abfd, elf_numsections (abfd) * sizeof (bfd_boolean));
-+ }
-+ if (sections_being_created [shindex])
-+ {
-+ (*_bfd_error_handler)
-+ (_("%B: warning: loop in section dependencies detected"), abfd);
-+ return FALSE;
-+ }
-+ sections_being_created [shindex] = TRUE;
-+ }
-+
- hdr = elf_elfsections (abfd)[shindex];
- ehdr = elf_elfheader (abfd);
- name = bfd_elf_string_from_elf_section (abfd, ehdr->e_shstrndx,
- hdr->sh_name);
- if (name == NULL)
-- return FALSE;
-+ goto fail;
-
- bed = get_elf_backend_data (abfd);
- switch (hdr->sh_type)
- {
- case SHT_NULL:
- /* Inactive section. Throw it away. */
-- return TRUE;
-+ goto success;
-
-- case SHT_PROGBITS: /* Normal section with contents. */
-- case SHT_NOBITS: /* .bss section. */
-- case SHT_HASH: /* .hash section. */
-- case SHT_NOTE: /* .note section. */
-+ case SHT_PROGBITS: /* Normal section with contents. */
-+ case SHT_NOBITS: /* .bss section. */
-+ case SHT_HASH: /* .hash section. */
-+ case SHT_NOTE: /* .note section. */
- case SHT_INIT_ARRAY: /* .init_array section. */
- case SHT_FINI_ARRAY: /* .fini_array section. */
- case SHT_PREINIT_ARRAY: /* .preinit_array section. */
- case SHT_GNU_LIBLIST: /* .gnu.liblist section. */
- case SHT_GNU_HASH: /* .gnu.hash section. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_DYNAMIC: /* Dynamic linking information. */
- if (! _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex))
-- return FALSE;
-+ goto fail;
-+
- if (hdr->sh_link > elf_numsections (abfd))
- {
- /* PR 10478: Accept Solaris binaries with a sh_link
-@@ -1623,11 +1652,11 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- break;
- /* Otherwise fall through. */
- default:
-- return FALSE;
-+ goto fail;
- }
- }
- else if (elf_elfsections (abfd)[hdr->sh_link] == NULL)
-- return FALSE;
-+ goto fail;
- else if (elf_elfsections (abfd)[hdr->sh_link]->sh_type != SHT_STRTAB)
- {
- Elf_Internal_Shdr *dynsymhdr;
-@@ -1656,24 +1685,26 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- }
- }
- }
-- break;
-+ goto success;
-
-- case SHT_SYMTAB: /* A symbol table */
-+ case SHT_SYMTAB: /* A symbol table. */
- if (elf_onesymtab (abfd) == shindex)
-- return TRUE;
-+ goto success;
-
- if (hdr->sh_entsize != bed->s->sizeof_sym)
-- return FALSE;
-+ goto fail;
-+
- if (hdr->sh_info * hdr->sh_entsize > hdr->sh_size)
- {
- if (hdr->sh_size != 0)
-- return FALSE;
-+ goto fail;
- /* Some assemblers erroneously set sh_info to one with a
- zero sh_size. ld sees this as a global symbol count
- of (unsigned) -1. Fix it here. */
- hdr->sh_info = 0;
-- return TRUE;
-+ goto success;
- }
-+
- BFD_ASSERT (elf_onesymtab (abfd) == 0);
- elf_onesymtab (abfd) = shindex;
- elf_tdata (abfd)->symtab_hdr = *hdr;
-@@ -1690,7 +1721,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- && (abfd->flags & DYNAMIC) != 0
- && ! _bfd_elf_make_section_from_shdr (abfd, hdr, name,
- shindex))
-- return FALSE;
-+ goto fail;
-
- /* Go looking for SHT_SYMTAB_SHNDX too, since if there is one we
- can't read symbols without that section loaded as well. It
-@@ -1716,26 +1747,29 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- break;
- }
- if (i != shindex)
-- return bfd_section_from_shdr (abfd, i);
-+ ret = bfd_section_from_shdr (abfd, i);
- }
-- return TRUE;
-+ goto success;
-
-- case SHT_DYNSYM: /* A dynamic symbol table */
-+ case SHT_DYNSYM: /* A dynamic symbol table. */
- if (elf_dynsymtab (abfd) == shindex)
-- return TRUE;
-+ goto success;
-
- if (hdr->sh_entsize != bed->s->sizeof_sym)
-- return FALSE;
-+ goto fail;
-+
- if (hdr->sh_info * hdr->sh_entsize > hdr->sh_size)
- {
- if (hdr->sh_size != 0)
-- return FALSE;
-+ goto fail;
-+
- /* Some linkers erroneously set sh_info to one with a
- zero sh_size. ld sees this as a global symbol count
- of (unsigned) -1. Fix it here. */
- hdr->sh_info = 0;
-- return TRUE;
-+ goto success;
- }
-+
- BFD_ASSERT (elf_dynsymtab (abfd) == 0);
- elf_dynsymtab (abfd) = shindex;
- elf_tdata (abfd)->dynsymtab_hdr = *hdr;
-@@ -1744,34 +1778,38 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
-
- /* Besides being a symbol table, we also treat this as a regular
- section, so that objcopy can handle it. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
-- case SHT_SYMTAB_SHNDX: /* Symbol section indices when >64k sections */
-+ case SHT_SYMTAB_SHNDX: /* Symbol section indices when >64k sections. */
- if (elf_symtab_shndx (abfd) == shindex)
-- return TRUE;
-+ goto success;
-
- BFD_ASSERT (elf_symtab_shndx (abfd) == 0);
- elf_symtab_shndx (abfd) = shindex;
- elf_tdata (abfd)->symtab_shndx_hdr = *hdr;
- elf_elfsections (abfd)[shindex] = &elf_tdata (abfd)->symtab_shndx_hdr;
-- return TRUE;
-+ goto success;
-
-- case SHT_STRTAB: /* A string table */
-+ case SHT_STRTAB: /* A string table. */
- if (hdr->bfd_section != NULL)
-- return TRUE;
-+ goto success;
-+
- if (ehdr->e_shstrndx == shindex)
- {
- elf_tdata (abfd)->shstrtab_hdr = *hdr;
- elf_elfsections (abfd)[shindex] = &elf_tdata (abfd)->shstrtab_hdr;
-- return TRUE;
-+ goto success;
- }
-+
- if (elf_elfsections (abfd)[elf_onesymtab (abfd)]->sh_link == shindex)
- {
- symtab_strtab:
- elf_tdata (abfd)->strtab_hdr = *hdr;
- elf_elfsections (abfd)[shindex] = &elf_tdata (abfd)->strtab_hdr;
-- return TRUE;
-+ goto success;
- }
-+
- if (elf_elfsections (abfd)[elf_dynsymtab (abfd)]->sh_link == shindex)
- {
- dynsymtab_strtab:
-@@ -1780,8 +1818,9 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- elf_elfsections (abfd)[shindex] = hdr;
- /* We also treat this as a regular section, so that objcopy
- can handle it. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-- shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-+ shindex);
-+ goto success;
- }
-
- /* If the string table isn't one of the above, then treat it as a
-@@ -1799,9 +1838,9 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- {
- /* Prevent endless recursion on broken objects. */
- if (i == shindex)
-- return FALSE;
-+ goto fail;
- if (! bfd_section_from_shdr (abfd, i))
-- return FALSE;
-+ goto fail;
- if (elf_onesymtab (abfd) == i)
- goto symtab_strtab;
- if (elf_dynsymtab (abfd) == i)
-@@ -1809,7 +1848,8 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- }
- }
- }
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_REL:
- case SHT_RELA:
-@@ -1824,7 +1864,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- if (hdr->sh_entsize
- != (bfd_size_type) (hdr->sh_type == SHT_REL
- ? bed->s->sizeof_rel : bed->s->sizeof_rela))
-- return FALSE;
-+ goto fail;
-
- /* Check for a bogus link to avoid crashing. */
- if (hdr->sh_link >= num_sec)
-@@ -1832,8 +1872,9 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- ((*_bfd_error_handler)
- (_("%B: invalid link %lu for reloc section %s (index %u)"),
- abfd, hdr->sh_link, name, shindex));
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-- shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-+ shindex);
-+ goto success;
- }
-
- /* For some incomprehensible reason Oracle distributes
-@@ -1874,7 +1915,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- if ((elf_elfsections (abfd)[hdr->sh_link]->sh_type == SHT_SYMTAB
- || elf_elfsections (abfd)[hdr->sh_link]->sh_type == SHT_DYNSYM)
- && ! bfd_section_from_shdr (abfd, hdr->sh_link))
-- return FALSE;
-+ goto fail;
-
- /* If this reloc section does not use the main symbol table we
- don't treat it as a reloc section. BFD can't adequately
-@@ -1889,14 +1930,18 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- || hdr->sh_info >= num_sec
- || elf_elfsections (abfd)[hdr->sh_info]->sh_type == SHT_REL
- || elf_elfsections (abfd)[hdr->sh_info]->sh_type == SHT_RELA)
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-- shindex);
-+ {
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-+ shindex);
-+ goto success;
-+ }
-
- if (! bfd_section_from_shdr (abfd, hdr->sh_info))
-- return FALSE;
-+ goto fail;
-+
- target_sect = bfd_section_from_elf_index (abfd, hdr->sh_info);
- if (target_sect == NULL)
-- return FALSE;
-+ goto fail;
-
- esdt = elf_section_data (target_sect);
- if (hdr->sh_type == SHT_RELA)
-@@ -1908,7 +1953,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- amt = sizeof (*hdr2);
- hdr2 = (Elf_Internal_Shdr *) bfd_alloc (abfd, amt);
- if (hdr2 == NULL)
-- return FALSE;
-+ goto fail;
- *hdr2 = *hdr;
- *p_hdr = hdr2;
- elf_elfsections (abfd)[shindex] = hdr2;
-@@ -1924,34 +1969,40 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- target_sect->use_rela_p = 1;
- }
- abfd->flags |= HAS_RELOC;
-- return TRUE;
-+ goto success;
- }
-
- case SHT_GNU_verdef:
- elf_dynverdef (abfd) = shindex;
- elf_tdata (abfd)->dynverdef_hdr = *hdr;
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_GNU_versym:
- if (hdr->sh_entsize != sizeof (Elf_External_Versym))
-- return FALSE;
-+ goto fail;
-+
- elf_dynversym (abfd) = shindex;
- elf_tdata (abfd)->dynversym_hdr = *hdr;
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_GNU_verneed:
- elf_dynverref (abfd) = shindex;
- elf_tdata (abfd)->dynverref_hdr = *hdr;
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_SHLIB:
-- return TRUE;
-+ goto success;
-
- case SHT_GROUP:
- if (! IS_VALID_GROUP_SECTION_HEADER (hdr, GRP_ENTRY_SIZE))
-- return FALSE;
-+ goto fail;
-+
- if (!_bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex))
-- return FALSE;
-+ goto fail;
-+
- if (hdr->contents != NULL)
- {
- Elf_Internal_Group *idx = (Elf_Internal_Group *) hdr->contents;
-@@ -1977,7 +2028,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- }
- }
- }
-- break;
-+ goto success;
-
- default:
- /* Possibly an attributes section. */
-@@ -1985,14 +2036,14 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- || hdr->sh_type == bed->obj_attrs_section_type)
- {
- if (! _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex))
-- return FALSE;
-+ goto fail;
- _bfd_elf_parse_attributes (abfd, hdr);
-- return TRUE;
-+ goto success;
- }
-
- /* Check for any processor-specific section types. */
- if (bed->elf_backend_section_from_shdr (abfd, hdr, name, shindex))
-- return TRUE;
-+ goto success;
-
- if (hdr->sh_type >= SHT_LOUSER && hdr->sh_type <= SHT_HIUSER)
- {
-@@ -2004,9 +2055,12 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- "specific section `%s' [0x%8x]"),
- abfd, name, hdr->sh_type);
- else
-- /* Allow sections reserved for applications. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-- shindex);
-+ {
-+ /* Allow sections reserved for applications. */
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-+ shindex);
-+ goto success;
-+ }
- }
- else if (hdr->sh_type >= SHT_LOPROC
- && hdr->sh_type <= SHT_HIPROC)
-@@ -2027,8 +2081,11 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- "`%s' [0x%8x]"),
- abfd, name, hdr->sh_type);
- else
-- /* Otherwise it should be processed. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ {
-+ /* Otherwise it should be processed. */
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-+ }
- }
- else
- /* FIXME: We should handle this section. */
-@@ -2036,10 +2093,17 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- (_("%B: don't know how to handle section `%s' [0x%8x]"),
- abfd, name, hdr->sh_type);
-
-- return FALSE;
-+ goto fail;
- }
-
-- return TRUE;
-+ fail:
-+ ret = FALSE;
-+ success:
-+ if (sections_being_created)
-+ sections_being_created [shindex] = FALSE;
-+ if (-- nesting == 0)
-+ sections_being_created = NULL;
-+ return ret;
- }
-
- /* Return the local symbol specified by ABFD, R_SYMNDX. */
-diff --git a/bfd/peXXigen.c b/bfd/peXXigen.c
-index 987be40..c7d6067 100644
---- a/bfd/peXXigen.c
-+++ b/bfd/peXXigen.c
-@@ -1705,7 +1705,12 @@ pe_print_edata (bfd * abfd, void * vfile)
- _("\nExport Address Table -- Ordinal Base %ld\n"),
- edt.base);
-
-- for (i = 0; i < edt.num_functions; ++i)
-+ /* PR 17512: Handle corrupt PE binaries. */
-+ if (edt.eat_addr + (edt.num_functions * 4) - adj >= datasize)
-+ fprintf (file, _("\tInvalid Export Address Table rva (0x%lx) or entry count (0x%lx)\n"),
-+ (long) edt.eat_addr,
-+ (long) edt.num_functions);
-+ else for (i = 0; i < edt.num_functions; ++i)
- {
- bfd_vma eat_member = bfd_get_32 (abfd,
- data + edt.eat_addr + (i * 4) - adj);
-@@ -1741,7 +1746,16 @@ pe_print_edata (bfd * abfd, void * vfile)
- fprintf (file,
- _("\n[Ordinal/Name Pointer] Table\n"));
-
-- for (i = 0; i < edt.num_names; ++i)
-+ /* PR 17512: Handle corrupt PE binaries. */
-+ if (edt.npt_addr + (edt.num_names * 4) - adj >= datasize)
-+ fprintf (file, _("\tInvalid Name Pointer Table rva (0x%lx) or entry count (0x%lx)\n"),
-+ (long) edt.npt_addr,
-+ (long) edt.num_names);
-+ else if (edt.ot_addr + (edt.num_names * 2) - adj >= datasize)
-+ fprintf (file, _("\tInvalid Ordinal Table rva (0x%lx) or entry count (0x%lx)\n"),
-+ (long) edt.ot_addr,
-+ (long) edt.num_names);
-+ else for (i = 0; i < edt.num_names; ++i)
- {
- bfd_vma name_ptr = bfd_get_32 (abfd,
- data +
---
-1.7.1
-
diff --git a/cross/cross-binutils/binutils-2.24-CVE-2014-8502.patch b/cross/cross-binutils/binutils-2.24-CVE-2014-8502.patch
deleted file mode 100644
index bab76c4da..000000000
--- a/cross/cross-binutils/binutils-2.24-CVE-2014-8502.patch
+++ /dev/null
@@ -1,547 +0,0 @@
-diff --git a/bfd/elf.c b/bfd/elf.c
-index c8ac826..3fcf2d8 100644
---- a/bfd/elf.c
-+++ b/bfd/elf.c
-@@ -1578,38 +1578,67 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- Elf_Internal_Ehdr *ehdr;
- const struct elf_backend_data *bed;
- const char *name;
-+ bfd_boolean ret = TRUE;
-+ static bfd_boolean * sections_being_created = NULL;
-+ static unsigned int nesting = 0;
-
- if (shindex >= elf_numsections (abfd))
- return FALSE;
-
-+ if (++ nesting > 3)
-+ {
-+ /* PR17512: A corrupt ELF binary might contain a recursive group of
-+ sections, each the string indicies pointing to the next in the
-+ loop. Detect this here, by refusing to load a section that we are
-+ already in the process of loading. We only trigger this test if
-+ we have nested at least three sections deep as normal ELF binaries
-+ can expect to recurse at least once. */
-+
-+ if (sections_being_created == NULL)
-+ {
-+ /* FIXME: It would be more efficient to attach this array to the bfd somehow. */
-+ sections_being_created = (bfd_boolean *)
-+ bfd_zalloc (abfd, elf_numsections (abfd) * sizeof (bfd_boolean));
-+ }
-+ if (sections_being_created [shindex])
-+ {
-+ (*_bfd_error_handler)
-+ (_("%B: warning: loop in section dependencies detected"), abfd);
-+ return FALSE;
-+ }
-+ sections_being_created [shindex] = TRUE;
-+ }
-+
- hdr = elf_elfsections (abfd)[shindex];
- ehdr = elf_elfheader (abfd);
- name = bfd_elf_string_from_elf_section (abfd, ehdr->e_shstrndx,
- hdr->sh_name);
- if (name == NULL)
-- return FALSE;
-+ goto fail;
-
- bed = get_elf_backend_data (abfd);
- switch (hdr->sh_type)
- {
- case SHT_NULL:
- /* Inactive section. Throw it away. */
-- return TRUE;
-+ goto success;
-
-- case SHT_PROGBITS: /* Normal section with contents. */
-- case SHT_NOBITS: /* .bss section. */
-- case SHT_HASH: /* .hash section. */
-- case SHT_NOTE: /* .note section. */
-+ case SHT_PROGBITS: /* Normal section with contents. */
-+ case SHT_NOBITS: /* .bss section. */
-+ case SHT_HASH: /* .hash section. */
-+ case SHT_NOTE: /* .note section. */
- case SHT_INIT_ARRAY: /* .init_array section. */
- case SHT_FINI_ARRAY: /* .fini_array section. */
- case SHT_PREINIT_ARRAY: /* .preinit_array section. */
- case SHT_GNU_LIBLIST: /* .gnu.liblist section. */
- case SHT_GNU_HASH: /* .gnu.hash section. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_DYNAMIC: /* Dynamic linking information. */
- if (! _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex))
-- return FALSE;
-+ goto fail;
-+
- if (hdr->sh_link > elf_numsections (abfd))
- {
- /* PR 10478: Accept Solaris binaries with a sh_link
-@@ -1623,11 +1652,11 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- break;
- /* Otherwise fall through. */
- default:
-- return FALSE;
-+ goto fail;
- }
- }
- else if (elf_elfsections (abfd)[hdr->sh_link] == NULL)
-- return FALSE;
-+ goto fail;
- else if (elf_elfsections (abfd)[hdr->sh_link]->sh_type != SHT_STRTAB)
- {
- Elf_Internal_Shdr *dynsymhdr;
-@@ -1656,24 +1685,26 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- }
- }
- }
-- break;
-+ goto success;
-
-- case SHT_SYMTAB: /* A symbol table */
-+ case SHT_SYMTAB: /* A symbol table. */
- if (elf_onesymtab (abfd) == shindex)
-- return TRUE;
-+ goto success;
-
- if (hdr->sh_entsize != bed->s->sizeof_sym)
-- return FALSE;
-+ goto fail;
-+
- if (hdr->sh_info * hdr->sh_entsize > hdr->sh_size)
- {
- if (hdr->sh_size != 0)
-- return FALSE;
-+ goto fail;
- /* Some assemblers erroneously set sh_info to one with a
- zero sh_size. ld sees this as a global symbol count
- of (unsigned) -1. Fix it here. */
- hdr->sh_info = 0;
-- return TRUE;
-+ goto success;
- }
-+
- BFD_ASSERT (elf_onesymtab (abfd) == 0);
- elf_onesymtab (abfd) = shindex;
- elf_tdata (abfd)->symtab_hdr = *hdr;
-@@ -1690,7 +1721,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- && (abfd->flags & DYNAMIC) != 0
- && ! _bfd_elf_make_section_from_shdr (abfd, hdr, name,
- shindex))
-- return FALSE;
-+ goto fail;
-
- /* Go looking for SHT_SYMTAB_SHNDX too, since if there is one we
- can't read symbols without that section loaded as well. It
-@@ -1716,26 +1747,29 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- break;
- }
- if (i != shindex)
-- return bfd_section_from_shdr (abfd, i);
-+ ret = bfd_section_from_shdr (abfd, i);
- }
-- return TRUE;
-+ goto success;
-
-- case SHT_DYNSYM: /* A dynamic symbol table */
-+ case SHT_DYNSYM: /* A dynamic symbol table. */
- if (elf_dynsymtab (abfd) == shindex)
-- return TRUE;
-+ goto success;
-
- if (hdr->sh_entsize != bed->s->sizeof_sym)
-- return FALSE;
-+ goto fail;
-+
- if (hdr->sh_info * hdr->sh_entsize > hdr->sh_size)
- {
- if (hdr->sh_size != 0)
-- return FALSE;
-+ goto fail;
-+
- /* Some linkers erroneously set sh_info to one with a
- zero sh_size. ld sees this as a global symbol count
- of (unsigned) -1. Fix it here. */
- hdr->sh_info = 0;
-- return TRUE;
-+ goto success;
- }
-+
- BFD_ASSERT (elf_dynsymtab (abfd) == 0);
- elf_dynsymtab (abfd) = shindex;
- elf_tdata (abfd)->dynsymtab_hdr = *hdr;
-@@ -1744,34 +1778,38 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
-
- /* Besides being a symbol table, we also treat this as a regular
- section, so that objcopy can handle it. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
-- case SHT_SYMTAB_SHNDX: /* Symbol section indices when >64k sections */
-+ case SHT_SYMTAB_SHNDX: /* Symbol section indices when >64k sections. */
- if (elf_symtab_shndx (abfd) == shindex)
-- return TRUE;
-+ goto success;
-
- BFD_ASSERT (elf_symtab_shndx (abfd) == 0);
- elf_symtab_shndx (abfd) = shindex;
- elf_tdata (abfd)->symtab_shndx_hdr = *hdr;
- elf_elfsections (abfd)[shindex] = &elf_tdata (abfd)->symtab_shndx_hdr;
-- return TRUE;
-+ goto success;
-
-- case SHT_STRTAB: /* A string table */
-+ case SHT_STRTAB: /* A string table. */
- if (hdr->bfd_section != NULL)
-- return TRUE;
-+ goto success;
-+
- if (ehdr->e_shstrndx == shindex)
- {
- elf_tdata (abfd)->shstrtab_hdr = *hdr;
- elf_elfsections (abfd)[shindex] = &elf_tdata (abfd)->shstrtab_hdr;
-- return TRUE;
-+ goto success;
- }
-+
- if (elf_elfsections (abfd)[elf_onesymtab (abfd)]->sh_link == shindex)
- {
- symtab_strtab:
- elf_tdata (abfd)->strtab_hdr = *hdr;
- elf_elfsections (abfd)[shindex] = &elf_tdata (abfd)->strtab_hdr;
-- return TRUE;
-+ goto success;
- }
-+
- if (elf_elfsections (abfd)[elf_dynsymtab (abfd)]->sh_link == shindex)
- {
- dynsymtab_strtab:
-@@ -1780,8 +1818,9 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- elf_elfsections (abfd)[shindex] = hdr;
- /* We also treat this as a regular section, so that objcopy
- can handle it. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-- shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-+ shindex);
-+ goto success;
- }
-
- /* If the string table isn't one of the above, then treat it as a
-@@ -1799,9 +1838,9 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- {
- /* Prevent endless recursion on broken objects. */
- if (i == shindex)
-- return FALSE;
-+ goto fail;
- if (! bfd_section_from_shdr (abfd, i))
-- return FALSE;
-+ goto fail;
- if (elf_onesymtab (abfd) == i)
- goto symtab_strtab;
- if (elf_dynsymtab (abfd) == i)
-@@ -1809,7 +1848,8 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- }
- }
- }
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_REL:
- case SHT_RELA:
-@@ -1824,7 +1864,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- if (hdr->sh_entsize
- != (bfd_size_type) (hdr->sh_type == SHT_REL
- ? bed->s->sizeof_rel : bed->s->sizeof_rela))
-- return FALSE;
-+ goto fail;
-
- /* Check for a bogus link to avoid crashing. */
- if (hdr->sh_link >= num_sec)
-@@ -1832,8 +1872,9 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- ((*_bfd_error_handler)
- (_("%B: invalid link %lu for reloc section %s (index %u)"),
- abfd, hdr->sh_link, name, shindex));
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-- shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-+ shindex);
-+ goto success;
- }
-
- /* For some incomprehensible reason Oracle distributes
-@@ -1874,7 +1915,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- if ((elf_elfsections (abfd)[hdr->sh_link]->sh_type == SHT_SYMTAB
- || elf_elfsections (abfd)[hdr->sh_link]->sh_type == SHT_DYNSYM)
- && ! bfd_section_from_shdr (abfd, hdr->sh_link))
-- return FALSE;
-+ goto fail;
-
- /* If this reloc section does not use the main symbol table we
- don't treat it as a reloc section. BFD can't adequately
-@@ -1889,14 +1930,18 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- || hdr->sh_info >= num_sec
- || elf_elfsections (abfd)[hdr->sh_info]->sh_type == SHT_REL
- || elf_elfsections (abfd)[hdr->sh_info]->sh_type == SHT_RELA)
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-- shindex);
-+ {
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-+ shindex);
-+ goto success;
-+ }
-
- if (! bfd_section_from_shdr (abfd, hdr->sh_info))
-- return FALSE;
-+ goto fail;
-+
- target_sect = bfd_section_from_elf_index (abfd, hdr->sh_info);
- if (target_sect == NULL)
-- return FALSE;
-+ goto fail;
-
- esdt = elf_section_data (target_sect);
- if (hdr->sh_type == SHT_RELA)
-@@ -1908,7 +1953,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- amt = sizeof (*hdr2);
- hdr2 = (Elf_Internal_Shdr *) bfd_alloc (abfd, amt);
- if (hdr2 == NULL)
-- return FALSE;
-+ goto fail;
- *hdr2 = *hdr;
- *p_hdr = hdr2;
- elf_elfsections (abfd)[shindex] = hdr2;
-@@ -1924,34 +1969,40 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- target_sect->use_rela_p = 1;
- }
- abfd->flags |= HAS_RELOC;
-- return TRUE;
-+ goto success;
- }
-
- case SHT_GNU_verdef:
- elf_dynverdef (abfd) = shindex;
- elf_tdata (abfd)->dynverdef_hdr = *hdr;
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_GNU_versym:
- if (hdr->sh_entsize != sizeof (Elf_External_Versym))
-- return FALSE;
-+ goto fail;
-+
- elf_dynversym (abfd) = shindex;
- elf_tdata (abfd)->dynversym_hdr = *hdr;
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_GNU_verneed:
- elf_dynverref (abfd) = shindex;
- elf_tdata (abfd)->dynverref_hdr = *hdr;
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-
- case SHT_SHLIB:
-- return TRUE;
-+ goto success;
-
- case SHT_GROUP:
- if (! IS_VALID_GROUP_SECTION_HEADER (hdr, GRP_ENTRY_SIZE))
-- return FALSE;
-+ goto fail;
-+
- if (!_bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex))
-- return FALSE;
-+ goto fail;
-+
- if (hdr->contents != NULL)
- {
- Elf_Internal_Group *idx = (Elf_Internal_Group *) hdr->contents;
-@@ -1977,7 +2028,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- }
- }
- }
-- break;
-+ goto success;
-
- default:
- /* Possibly an attributes section. */
-@@ -1985,14 +2036,14 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- || hdr->sh_type == bed->obj_attrs_section_type)
- {
- if (! _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex))
-- return FALSE;
-+ goto fail;
- _bfd_elf_parse_attributes (abfd, hdr);
-- return TRUE;
-+ goto success;
- }
-
- /* Check for any processor-specific section types. */
- if (bed->elf_backend_section_from_shdr (abfd, hdr, name, shindex))
-- return TRUE;
-+ goto success;
-
- if (hdr->sh_type >= SHT_LOUSER && hdr->sh_type <= SHT_HIUSER)
- {
-@@ -2004,9 +2055,12 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- "specific section `%s' [0x%8x]"),
- abfd, name, hdr->sh_type);
- else
-- /* Allow sections reserved for applications. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-- shindex);
-+ {
-+ /* Allow sections reserved for applications. */
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name,
-+ shindex);
-+ goto success;
-+ }
- }
- else if (hdr->sh_type >= SHT_LOPROC
- && hdr->sh_type <= SHT_HIPROC)
-@@ -2027,8 +2081,11 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- "`%s' [0x%8x]"),
- abfd, name, hdr->sh_type);
- else
-- /* Otherwise it should be processed. */
-- return _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ {
-+ /* Otherwise it should be processed. */
-+ ret = _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex);
-+ goto success;
-+ }
- }
- else
- /* FIXME: We should handle this section. */
-@@ -2036,10 +2093,17 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- (_("%B: don't know how to handle section `%s' [0x%8x]"),
- abfd, name, hdr->sh_type);
-
-- return FALSE;
-+ goto fail;
- }
-
-- return TRUE;
-+ fail:
-+ ret = FALSE;
-+ success:
-+ if (sections_being_created)
-+ sections_being_created [shindex] = FALSE;
-+ if (-- nesting == 0)
-+ sections_being_created = NULL;
-+ return ret;
- }
-
- /* Return the local symbol specified by ABFD, R_SYMNDX. */
-diff --git a/bfd/peXXigen.c b/bfd/peXXigen.c
-index 987be40..c7d6067 100644
---- a/bfd/peXXigen.c
-+++ b/bfd/peXXigen.c
-@@ -1705,7 +1705,12 @@ pe_print_edata (bfd * abfd, void * vfile)
- _("\nExport Address Table -- Ordinal Base %ld\n"),
- edt.base);
-
-- for (i = 0; i < edt.num_functions; ++i)
-+ /* PR 17512: Handle corrupt PE binaries. */
-+ if (edt.eat_addr + (edt.num_functions * 4) - adj >= datasize)
-+ fprintf (file, _("\tInvalid Export Address Table rva (0x%lx) or entry count (0x%lx)\n"),
-+ (long) edt.eat_addr,
-+ (long) edt.num_functions);
-+ else for (i = 0; i < edt.num_functions; ++i)
- {
- bfd_vma eat_member = bfd_get_32 (abfd,
- data + edt.eat_addr + (i * 4) - adj);
-@@ -1741,7 +1746,16 @@ pe_print_edata (bfd * abfd, void * vfile)
- fprintf (file,
- _("\n[Ordinal/Name Pointer] Table\n"));
-
-- for (i = 0; i < edt.num_names; ++i)
-+ /* PR 17512: Handle corrupt PE binaries. */
-+ if (edt.npt_addr + (edt.num_names * 4) - adj >= datasize)
-+ fprintf (file, _("\tInvalid Name Pointer Table rva (0x%lx) or entry count (0x%lx)\n"),
-+ (long) edt.npt_addr,
-+ (long) edt.num_names);
-+ else if (edt.ot_addr + (edt.num_names * 2) - adj >= datasize)
-+ fprintf (file, _("\tInvalid Ordinal Table rva (0x%lx) or entry count (0x%lx)\n"),
-+ (long) edt.ot_addr,
-+ (long) edt.num_names);
-+ else for (i = 0; i < edt.num_names; ++i)
- {
- bfd_vma name_ptr = bfd_get_32 (abfd,
- data +
-diff --git a/bfd/elf.c b/bfd/elf.c
-index 949221f..b5fc84b 100644
---- a/bfd/elf.c
-+++ b/bfd/elf.c
-@@ -1580,6 +1580,7 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- const char *name;
- bfd_boolean ret = TRUE;
- static bfd_boolean * sections_being_created = NULL;
-+ static bfd * sections_being_created_abfd = NULL;
- static unsigned int nesting = 0;
-
- if (shindex >= elf_numsections (abfd))
-@@ -1592,13 +1593,19 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- loop. Detect this here, by refusing to load a section that we are
- already in the process of loading. We only trigger this test if
- we have nested at least three sections deep as normal ELF binaries
-- can expect to recurse at least once. */
--
-+ can expect to recurse at least once.
-+
-+ FIXME: It would be better if this array was attached to the bfd,
-+ rather than being held in a static pointer. */
-+
-+ if (sections_being_created_abfd != abfd)
-+ sections_being_created = NULL;
- if (sections_being_created == NULL)
- {
- /* FIXME: It would be more efficient to attach this array to the bfd somehow. */
- sections_being_created = (bfd_boolean *)
- bfd_zalloc (abfd, elf_numsections (abfd) * sizeof (bfd_boolean));
-+ sections_being_created_abfd = abfd;
- }
- if (sections_being_created [shindex])
- {
-@@ -2102,7 +2109,10 @@ bfd_section_from_shdr (bfd *abfd, unsigned int shindex)
- if (sections_being_created)
- sections_being_created [shindex] = FALSE;
- if (-- nesting == 0)
-- sections_being_created = NULL;
-+ {
-+ sections_being_created = NULL;
-+ sections_being_created_abfd = abfd;
-+ }
- return ret;
- }
-
-diff --git a/bfd/peXXigen.c b/bfd/peXXigen.c
-index 6129085..1a5cb31 100644
---- a/bfd/peXXigen.c
-+++ b/bfd/peXXigen.c
-@@ -1611,6 +1611,15 @@ pe_print_edata (bfd * abfd, void * vfile)
- }
- }
-
-+ /* PR 17512: Handle corrupt PE binaries. */
-+ if (datasize < 36)
-+ {
-+ fprintf (file,
-+ _("\nThere is an export table in %s, but it is too small (%d)\n"),
-+ section->name, (int) datasize);
-+ return TRUE;
-+ }
-+
- fprintf (file, _("\nThere is an export table in %s at 0x%lx\n"),
- section->name, (unsigned long) addr);
-
---
-1.7.1
-
diff --git a/cross/cross-binutils/binutils-2.24-CVE-2014-8503.patch b/cross/cross-binutils/binutils-2.24-CVE-2014-8503.patch
deleted file mode 100644
index c889c695f..000000000
--- a/cross/cross-binutils/binutils-2.24-CVE-2014-8503.patch
+++ /dev/null
@@ -1,16 +0,0 @@
-diff --git a/bfd/ihex.c b/bfd/ihex.c
-index 8d3590d..9b3b813 100644
---- a/bfd/ihex.c
-+++ b/bfd/ihex.c
-@@ -321,7 +321,7 @@ ihex_scan (bfd *abfd)
- {
- if (! ISHEX (buf[i]))
- {
-- ihex_bad_byte (abfd, lineno, hdr[i], error);
-+ ihex_bad_byte (abfd, lineno, buf[i], error);
- goto error_return;
- }
- }
---
-1.7.1
-
diff --git a/cross/cross-binutils/binutils-2.24-CVE-2014-8504.patch b/cross/cross-binutils/binutils-2.24-CVE-2014-8504.patch
deleted file mode 100644
index 6dc3d497e..000000000
--- a/cross/cross-binutils/binutils-2.24-CVE-2014-8504.patch
+++ /dev/null
@@ -1,50 +0,0 @@
-diff --git a/bfd/elf.c b/bfd/elf.c
-index 3fcf2d8..949221f 100644
---- a/bfd/elf.c
-+++ b/bfd/elf.c
-@@ -629,7 +629,7 @@ setup_group (bfd *abfd, Elf_Internal_Shdr *hdr, asection *newsect)
- memset (shdr->contents, 0, amt);
- continue;
- }
--
-+
- /* Translate raw contents, a flag word followed by an
- array of elf section indices all in target byte order,
- to the flag word followed by an array of elf section
-diff --git a/bfd/peXXigen.c b/bfd/peXXigen.c
-index c7d6067..6129085 100644
---- a/bfd/peXXigen.c
-+++ b/bfd/peXXigen.c
-@@ -515,7 +515,6 @@ _bfd_XXi_swap_aouthdr_in (bfd * abfd,
- a->NumberOfRvaAndSizes = 0;
- }
-
--
- for (idx = 0; idx < a->NumberOfRvaAndSizes; idx++)
- {
- /* If data directory is empty, rva also should be 0. */
-diff --git a/bfd/srec.c b/bfd/srec.c
-index 9ed2080..5f9a546 100644
---- a/bfd/srec.c
-+++ b/bfd/srec.c
-@@ -246,7 +246,7 @@ srec_bad_byte (bfd *abfd,
- }
- else
- {
-- char buf[10];
-+ char buf[40];
-
- if (! ISPRINT (c))
- sprintf (buf, "\\%03o", (unsigned int) c);
-@@ -452,7 +452,7 @@ srec_scan (bfd *abfd)
- case 'S':
- {
- file_ptr pos;
-- char hdr[3];
-+ unsigned char hdr[3];
- unsigned int bytes, min_bytes;
- bfd_vma address;
- bfd_byte *data;
---
-1.7.1
-
diff --git a/cross/cross-binutils/binutils-2.24-CVE-2014-8737.patch b/cross/cross-binutils/binutils-2.24-CVE-2014-8737.patch
deleted file mode 100644
index 7fafa8daf..000000000
--- a/cross/cross-binutils/binutils-2.24-CVE-2014-8737.patch
+++ /dev/null
@@ -1,128 +0,0 @@
-diff --git a/binutils/ar.c b/binutils/ar.c
-index ebd9528..117826d 100644
---- a/binutils/ar.c
-+++ b/binutils/ar.c
-@@ -1034,6 +1034,15 @@ extract_file (bfd *abfd)
- bfd_size_type size;
- struct stat buf;
-
-+ /* PR binutils/17533: Do not allow directory traversal
-+ outside of the current directory tree. */
-+ if (! is_valid_archive_path (bfd_get_filename (abfd)))
-+ {
-+ non_fatal (_("illegal pathname found in archive member: %s"),
-+ bfd_get_filename (abfd));
-+ return;
-+ }
-+
- if (bfd_stat_arch_elt (abfd, &buf) != 0)
- /* xgettext:c-format */
- fatal (_("internal stat error on %s"), bfd_get_filename (abfd));
-diff --git a/binutils/bucomm.c b/binutils/bucomm.c
-index fd73070..b8deff5 100644
---- a/binutils/bucomm.c
-+++ b/binutils/bucomm.c
-@@ -624,3 +624,29 @@ bfd_get_archive_filename (const bfd *abfd)
- bfd_get_filename (abfd));
- return buf;
- }
-+
-+/* Returns TRUE iff PATHNAME, a filename of an archive member,
-+ is valid for writing. For security reasons absolute paths
-+ and paths containing /../ are not allowed. See PR 17533. */
-+
-+bfd_boolean
-+is_valid_archive_path (char const * pathname)
-+{
-+ const char * n = pathname;
-+
-+ if (IS_ABSOLUTE_PATH (n))
-+ return FALSE;
-+
-+ while (*n)
-+ {
-+ if (*n == '.' && *++n == '.' && ( ! *++n || IS_DIR_SEPARATOR (*n)))
-+ return FALSE;
-+
-+ while (*n && ! IS_DIR_SEPARATOR (*n))
-+ n++;
-+ while (IS_DIR_SEPARATOR (*n))
-+ n++;
-+ }
-+
-+ return TRUE;
-+}
-diff --git a/binutils/bucomm.h b/binutils/bucomm.h
-index a93c378..a71a8fb 100644
---- a/binutils/bucomm.h
-+++ b/binutils/bucomm.h
-@@ -21,6 +21,8 @@
- #ifndef _BUCOMM_H
- #define _BUCOMM_H
-
-+/* In bucomm.c. */
-+
- /* Return the filename in a static buffer. */
- const char *bfd_get_archive_filename (const bfd *);
-
-@@ -56,20 +58,22 @@ bfd_vma parse_vma (const char *, const char *);
-
- off_t get_file_size (const char *);
-
-+bfd_boolean is_valid_archive_path (char const *);
-+
- extern char *program_name;
-
--/* filemode.c */
-+/* In filemode.c. */
- void mode_string (unsigned long, char *);
-
--/* version.c */
-+/* In version.c. */
- extern void print_version (const char *);
-
--/* rename.c */
-+/* In rename.c. */
- extern void set_times (const char *, const struct stat *);
-
- extern int smart_rename (const char *, const char *, int);
-
--/* libiberty. */
-+/* In libiberty. */
- void *xmalloc (size_t);
-
- void *xrealloc (void *, size_t);
-diff --git a/binutils/doc/binutils.texi b/binutils/doc/binutils.texi
-index eee77b1..39eb1d2 100644
---- a/binutils/doc/binutils.texi
-+++ b/binutils/doc/binutils.texi
-@@ -234,7 +234,8 @@ a normal archive. Instead the elements of the first archive are added
- individually to the second archive.
-
- The paths to the elements of the archive are stored relative to the
--archive itself.
-+archive itself. For security reasons absolute paths and paths with a
-+@code{/../} component are not allowed.
-
- @cindex compatibility, @command{ar}
- @cindex @command{ar} compatibility
-diff --git a/binutils/objcopy.c b/binutils/objcopy.c
-index 3b353ad..8454bc6 100644
---- a/binutils/objcopy.c
-+++ b/binutils/objcopy.c
-@@ -2295,6 +2295,12 @@ copy_archive (bfd *ibfd, bfd *obfd, const char *output_target,
- bfd_boolean del = TRUE;
- bfd_boolean ok_object;
-
-+ /* PR binutils/17533: Do not allow directory traversal
-+ outside of the current directory tree by archive members. */
-+ if (! is_valid_archive_path (bfd_get_filename (this_element)))
-+ fatal (_("illegal pathname found in archive member: %s"),
-+ bfd_get_filename (this_element));
-+
- /* Create an output file for this member. */
- output_name = concat (dir, "/",
- bfd_get_filename (this_element), (char *) 0);
---
-1.7.1
-
diff --git a/cross/cross-binutils/binutils-2.24-CVE-2014-8738.patch b/cross/cross-binutils/binutils-2.24-CVE-2014-8738.patch
deleted file mode 100644
index d671ed241..000000000
--- a/cross/cross-binutils/binutils-2.24-CVE-2014-8738.patch
+++ /dev/null
@@ -1,48 +0,0 @@
-diff --git a/bfd/archive.c b/bfd/archive.c
-index 40a3395..b905213 100644
---- a/bfd/archive.c
-+++ b/bfd/archive.c
-@@ -1293,6 +1293,9 @@ _bfd_slurp_extended_name_table (bfd *abfd)
- amt = namedata->parsed_size;
- if (amt + 1 == 0)
- goto byebye;
-+ /* PR binutils/17533: A corrupt archive can contain an invalid size. */
-+ if (amt > (bfd_size_type) bfd_get_size (abfd))
-+ goto byebye;
-
- bfd_ardata (abfd)->extended_names_size = amt;
- bfd_ardata (abfd)->extended_names = (char *) bfd_zalloc (abfd, amt + 1);
-@@ -1300,6 +1303,8 @@ _bfd_slurp_extended_name_table (bfd *abfd)
- {
- byebye:
- free (namedata);
-+ bfd_ardata (abfd)->extended_names = NULL;
-+ bfd_ardata (abfd)->extended_names_size = 0;
- return FALSE;
- }
-
-@@ -1308,7 +1313,6 @@ _bfd_slurp_extended_name_table (bfd *abfd)
- if (bfd_get_error () != bfd_error_system_call)
- bfd_set_error (bfd_error_malformed_archive);
- bfd_release (abfd, (bfd_ardata (abfd)->extended_names));
-- bfd_ardata (abfd)->extended_names = NULL;
- goto byebye;
- }
-
-@@ -1316,11 +1320,12 @@ _bfd_slurp_extended_name_table (bfd *abfd)
- text, the entries in the list are newline-padded, not null
- padded. In SVR4-style archives, the names also have a
- trailing '/'. DOS/NT created archive often have \ in them
-- We'll fix all problems here.. */
-+ We'll fix all problems here. */
- {
- char *ext_names = bfd_ardata (abfd)->extended_names;
- char *temp = ext_names;
- char *limit = temp + namedata->parsed_size;
-+
- for (; temp < limit; ++temp)
- {
- if (*temp == ARFMAG[1])
---
-1.7.1
-
diff --git a/cross/cross-binutils/binutils-2.24-gold-testsuite-plugin.patch b/cross/cross-binutils/binutils-2.24-gold-testsuite-plugin.patch
deleted file mode 100644
index 9f5acad66..000000000
--- a/cross/cross-binutils/binutils-2.24-gold-testsuite-plugin.patch
+++ /dev/null
@@ -1,229 +0,0 @@
-diff --git a/gold/configure b/gold/configure
-index 2257324..f61307b 100755
---- a/gold/configure
-+++ b/gold/configure
-@@ -594,10 +594,12 @@ LTLIBOBJS
- MAINT
- MAINTAINER_MODE_FALSE
- MAINTAINER_MODE_TRUE
--HAVE_PUBNAMES_FALSE
--HAVE_PUBNAMES_TRUE
- DLOPEN_LIBS
- CXXCPP
-+HAVE_NO_USE_LINKER_PLUGIN_FALSE
-+HAVE_NO_USE_LINKER_PLUGIN_TRUE
-+HAVE_PUBNAMES_FALSE
-+HAVE_PUBNAMES_TRUE
- HAVE_ZLIB_FALSE
- HAVE_ZLIB_TRUE
- LIBOBJS
-@@ -6991,6 +6993,50 @@ cat >>confdefs.h <<_ACEOF
- _ACEOF
-
-
-+save_CFLAGS="$CFLAGS"
-+CFLAGS="$CFLAGS -Werror -gpubnames"
-+cat confdefs.h - <<_ACEOF >conftest.$ac_ext
-+/* end confdefs.h. */
-+int i;
-+_ACEOF
-+if ac_fn_c_try_compile "$LINENO"; then :
-+ have_pubnames=yes
-+else
-+ have_pubnames=no
-+fi
-+rm -f core conftest.err conftest.$ac_objext conftest.$ac_ext
-+CFLAGS="$save_CFLAGS"
-+ if test "$have_pubnames" = "yes"; then
-+ HAVE_PUBNAMES_TRUE=
-+ HAVE_PUBNAMES_FALSE='#'
-+else
-+ HAVE_PUBNAMES_TRUE='#'
-+ HAVE_PUBNAMES_FALSE=
-+fi
-+
-+
-+save_CFLAGS="$CFLAGS"
-+CFLAGS="$CFLAGS -Werror -fno-use-linker-plugin"
-+cat confdefs.h - <<_ACEOF >conftest.$ac_ext
-+/* end confdefs.h. */
-+int i;
-+_ACEOF
-+if ac_fn_c_try_compile "$LINENO"; then :
-+ have_no_use_linker_plugin=yes
-+else
-+ have_no_use_linker_plugin=no
-+fi
-+rm -f core conftest.err conftest.$ac_objext conftest.$ac_ext
-+CFLAGS="$save_CFLAGS"
-+ if test "$have_no_use_linker_plugin" = "yes"; then
-+ HAVE_NO_USE_LINKER_PLUGIN_TRUE=
-+ HAVE_NO_USE_LINKER_PLUGIN_FALSE='#'
-+else
-+ HAVE_NO_USE_LINKER_PLUGIN_TRUE='#'
-+ HAVE_NO_USE_LINKER_PLUGIN_FALSE=
-+fi
-+
-+
- ac_ext=cpp
- ac_cpp='$CXXCPP $CPPFLAGS'
- ac_compile='$CXX -c $CXXFLAGS $CPPFLAGS conftest.$ac_ext >&5'
-@@ -7515,28 +7561,6 @@ $as_echo "#define HAVE_STAT_ST_MTIM 1" >>confdefs.h
-
- fi
-
--save_CXXFLAGS="$CXXFLAGS"
--CXXFLAGS="$CXXFLAGS -Werror -gpubnames"
--cat confdefs.h - <<_ACEOF >conftest.$ac_ext
--/* end confdefs.h. */
--int i;
--_ACEOF
--if ac_fn_cxx_try_compile "$LINENO"; then :
-- have_pubnames=yes
--else
-- have_pubnames=no
--fi
--rm -f core conftest.err conftest.$ac_objext conftest.$ac_ext
--CXXFLAGS="$save_CXXFLAGS"
-- if test "$have_pubnames" = "yes"; then
-- HAVE_PUBNAMES_TRUE=
-- HAVE_PUBNAMES_FALSE='#'
--else
-- HAVE_PUBNAMES_TRUE='#'
-- HAVE_PUBNAMES_FALSE=
--fi
--
--
- ac_ext=c
- ac_cpp='$CPP $CPPFLAGS'
- ac_compile='$CC -c $CFLAGS $CPPFLAGS conftest.$ac_ext >&5'
-@@ -7837,6 +7861,10 @@ if test -z "${HAVE_PUBNAMES_TRUE}" && test -z "${HAVE_PUBNAMES_FALSE}"; then
- as_fn_error "conditional \"HAVE_PUBNAMES\" was never defined.
- Usually this means the macro was only invoked conditionally." "$LINENO" 5
- fi
-+if test -z "${HAVE_NO_USE_LINKER_PLUGIN_TRUE}" && test -z "${HAVE_NO_USE_LINKER_PLUGIN_FALSE}"; then
-+ as_fn_error "conditional \"HAVE_NO_USE_LINKER_PLUGIN\" was never defined.
-+Usually this means the macro was only invoked conditionally." "$LINENO" 5
-+fi
- if test -z "${MAINTAINER_MODE_TRUE}" && test -z "${MAINTAINER_MODE_FALSE}"; then
- as_fn_error "conditional \"MAINTAINER_MODE\" was never defined.
- Usually this means the macro was only invoked conditionally." "$LINENO" 5
-diff --git a/gold/configure.ac b/gold/configure.ac
-index 803cf46..7ad7302 100644
---- a/gold/configure.ac
-+++ b/gold/configure.ac
-@@ -520,6 +520,25 @@ dnl multiple declarations of functions like basename when compiling
- dnl with C++.
- AC_CHECK_DECLS([basename, ffs, asprintf, vasprintf, snprintf, vsnprintf, strverscmp])
-
-+dnl Check if gcc supports the -gpubnames option.
-+dnl Use -Werror in case of compilers that make unknown -g options warnings.
-+dnl They would pass the test here, but fail in actual use when $WARN_CFLAGS
-+dnl gets set later by default Autoconf magic to include -Werror. (We are
-+dnl assuming here that there is no compiler that groks -gpubnames
-+dnl but does not grok -Werror.)
-+save_CFLAGS="$CFLAGS"
-+CFLAGS="$CFLAGS -Werror -gpubnames"
-+AC_COMPILE_IFELSE([int i;], [have_pubnames=yes], [have_pubnames=no])
-+CFLAGS="$save_CFLAGS"
-+AM_CONDITIONAL(HAVE_PUBNAMES, test "$have_pubnames" = "yes")
-+
-+dnl Check if gcc supports the -fno-use-linker-plugin option.
-+save_CFLAGS="$CFLAGS"
-+CFLAGS="$CFLAGS -Werror -fno-use-linker-plugin"
-+AC_COMPILE_IFELSE([int i;], [have_no_use_linker_plugin=yes], [have_no_use_linker_plugin=no])
-+CFLAGS="$save_CFLAGS"
-+AM_CONDITIONAL(HAVE_NO_USE_LINKER_PLUGIN, test "$have_no_use_linker_plugin" = "yes")
-+
- AC_LANG_PUSH(C++)
-
- AC_CHECK_HEADERS(unordered_set unordered_map)
-@@ -601,18 +620,6 @@ if test "$gold_cv_stat_st_mtim" = "yes"; then
- [Define if struct stat has a field st_mtim with timespec for mtime])
- fi
-
--dnl Check if gcc supports the -gpubnames option.
--dnl Use -Werror in case of compilers that make unknown -g options warnings.
--dnl They would pass the test here, but fail in actual use when $WARN_CFLAGS
--dnl gets set later by default Autoconf magic to include -Werror. (We are
--dnl assuming here that there is no compiler that groks -gpubnames
--dnl but does not grok -Werror.)
--save_CXXFLAGS="$CXXFLAGS"
--CXXFLAGS="$CXXFLAGS -Werror -gpubnames"
--AC_COMPILE_IFELSE([int i;], [have_pubnames=yes], [have_pubnames=no])
--CXXFLAGS="$save_CXXFLAGS"
--AM_CONDITIONAL(HAVE_PUBNAMES, test "$have_pubnames" = "yes")
--
- AC_LANG_POP(C++)
-
- AC_CHECK_HEADERS(locale.h)
-diff --git a/gold/testsuite/Makefile.am b/gold/testsuite/Makefile.am
-index aa41290..52cc05e 100644
---- a/gold/testsuite/Makefile.am
-+++ b/gold/testsuite/Makefile.am
-@@ -19,18 +19,25 @@ AM_CPPFLAGS = \
- -DLOCALEDIR="\"$(datadir)/locale\"" \
- @INCINTL@
-
-+# Some versions of GCC now automatically enable linker plugins,
-+# but we want to run our tests without GCC's plugins.
-+if HAVE_NO_USE_LINKER_PLUGIN
-+OPT_NO_PLUGINS = -fno-use-linker-plugin
-+endif
-+
- # COMPILE1, LINK1, CXXCOMPILE1, CXXLINK1 are renamed from COMPILE, LINK,
- # CXXCOMPILE and CXXLINK generated by automake 1.11.1. FIXME: they should
- # be updated if they are different from automake used by gold.
- COMPILE1 = $(CC) $(DEFS) $(DEFAULT_INCLUDES) $(INCLUDES) $(AM_CPPFLAGS) \
- $(CPPFLAGS) $(AM_CFLAGS) $(CFLAGS)
--LINK1 = $(CCLD) $(AM_CFLAGS) $(CFLAGS) $(AM_LDFLAGS) $(LDFLAGS) -o $@
-+LINK1 = $(CCLD) $(AM_CFLAGS) $(CFLAGS) $(OPT_NO_PLUGINS) \
-+ $(AM_LDFLAGS) $(LDFLAGS) -o $@
- CXXCOMPILE1 = $(CXX) $(DEFS) $(DEFAULT_INCLUDES) $(INCLUDES) \
- $(AM_CPPFLAGS) $(CPPFLAGS) $(AM_CXXFLAGS) $(CXXFLAGS)
--CXXLINK1 = $(CXXLD) $(AM_CXXFLAGS) $(CXXFLAGS) $(AM_LDFLAGS) $(LDFLAGS) \
-- -o $@
-+CXXLINK1 = $(CXXLD) $(AM_CXXFLAGS) $(CXXFLAGS) $(OPT_NO_PLUGINS) \
-+ $(AM_LDFLAGS) $(LDFLAGS) -o $@
-
--# Strip out -Wp,-D_FORTIFY_SOURCE=, which is rrelevant for the gold
-+# Strip out -Wp,-D_FORTIFY_SOURCE=, which is irrelevant for the gold
- # testsuite and incompatible with -O0 used in gold tests, from
- # COMPILE, LINK, CXXCOMPILE and CXXLINK.
- COMPILE = `echo $(COMPILE1) | sed -e 's/-Wp,-D_FORTIFY_SOURCE=[0-9[0-9]]*//'`
-diff --git a/gold/testsuite/Makefile.in b/gold/testsuite/Makefile.in
-index 60c2c10..da0a338 100644
---- a/gold/testsuite/Makefile.in
-+++ b/gold/testsuite/Makefile.in
-@@ -2096,21 +2096,27 @@ AM_CPPFLAGS = \
- @INCINTL@
-
-
-+# Some versions of GCC now automatically enable linker plugins,
-+# but we want to run our tests without GCC's plugins.
-+@HAVE_NO_USE_LINKER_PLUGIN_TRUE@OPT_NO_PLUGINS = -fno-use-linker-plugin
-+
- # COMPILE1, LINK1, CXXCOMPILE1, CXXLINK1 are renamed from COMPILE, LINK,
- # CXXCOMPILE and CXXLINK generated by automake 1.11.1. FIXME: they should
- # be updated if they are different from automake used by gold.
- COMPILE1 = $(CC) $(DEFS) $(DEFAULT_INCLUDES) $(INCLUDES) $(AM_CPPFLAGS) \
- $(CPPFLAGS) $(AM_CFLAGS) $(CFLAGS)
-
--LINK1 = $(CCLD) $(AM_CFLAGS) $(CFLAGS) $(AM_LDFLAGS) $(LDFLAGS) -o $@
-+LINK1 = $(CCLD) $(AM_CFLAGS) $(CFLAGS) $(OPT_NO_PLUGINS) \
-+ $(AM_LDFLAGS) $(LDFLAGS) -o $@
-+
- CXXCOMPILE1 = $(CXX) $(DEFS) $(DEFAULT_INCLUDES) $(INCLUDES) \
- $(AM_CPPFLAGS) $(CPPFLAGS) $(AM_CXXFLAGS) $(CXXFLAGS)
-
--CXXLINK1 = $(CXXLD) $(AM_CXXFLAGS) $(CXXFLAGS) $(AM_LDFLAGS) $(LDFLAGS) \
-- -o $@
-+CXXLINK1 = $(CXXLD) $(AM_CXXFLAGS) $(CXXFLAGS) $(OPT_NO_PLUGINS) \
-+ $(AM_LDFLAGS) $(LDFLAGS) -o $@
-
-
--# Strip out -Wp,-D_FORTIFY_SOURCE=, which is rrelevant for the gold
-+# Strip out -Wp,-D_FORTIFY_SOURCE=, which is irrelevant for the gold
- # testsuite and incompatible with -O0 used in gold tests, from
- # COMPILE, LINK, CXXCOMPILE and CXXLINK.
- COMPILE = `echo $(COMPILE1) | sed -e 's/-Wp,-D_FORTIFY_SOURCE=[0-9[0-9]]*//'`
diff --git a/cross/cross-binutils/binutils-2.24-lto-testsuite.patch b/cross/cross-binutils/binutils-2.24-lto-testsuite.patch
deleted file mode 100644
index 0f34726a1..000000000
--- a/cross/cross-binutils/binutils-2.24-lto-testsuite.patch
+++ /dev/null
@@ -1,78 +0,0 @@
-index c5249f0..69946de 100644
---- a/ld/testsuite/ld-plugin/lto.exp
-+++ b/ld/testsuite/ld-plugin/lto.exp
-@@ -57,7 +57,7 @@ set lto_link_tests {
- "" "-O2"
- {lto-3c.c} {} "libdummy.a"}
- {"Build liblto-3.a"
-- "" "-flto"
-+ "" "-flto -ffat-lto-objects"
- {lto-3b.c} {} "liblto-3.a"}
- {"Build libdummy.a 5a"
- "" "-flto"
-@@ -111,7 +111,7 @@ set lto_link_tests {
- "" ""
- {pr12758a.s} {} "libdummy.a"}
- {"Build libpr12758.a"
-- "" "-flto -O2"
-+ "" "-flto -O2 -ffat-lto-objects"
- {pr12758b.c} {} "libpr12758.a"}
- {"PR ld/12758"
- "-O2 -Wl,-e,foo -nostdlib -flto -fuse-linker-plugin tmpdir/pr12758a.o -Wl,--start-group tmpdir/libpr12758.a -Wl,--end-group" ""
-@@ -120,13 +120,13 @@ set lto_link_tests {
- "" ""
- {pr12760a.c} {} "libdummy.a"}
- {"Build libpr12760.a"
-- "" "-flto -O2"
-+ "" "-flto -O2 -ffat-lto-objects"
- {pr12760b.c} {} "libpr12760.a"}
- {"PR ld/12760"
- "-O2 -Wl,-e,foo -nostdlib -flto -fuse-linker-plugin tmpdir/pr12760a.o -Wl,--start-group tmpdir/libpr12760.a -Wl,--end-group" ""
- {dummy.c} {} "pr12760.exe" "c" "warning: Bad bar"}
- {"Build libpr13183.a"
-- "-T" "-flto -O2"
-+ "-T" "-flto -O2 -ffat-lto-objects"
- {pr13183a.c} {} "libpr13183.a"}
- {"Build libdummy.a PR ld/13183"
- "" "-flto -O2"
-diff --git a/ld/testsuite/lib/ld-lib.exp b/ld/testsuite/lib/ld-lib.exp
-index 8df42ae..175449a 100644
---- a/ld/testsuite/lib/ld-lib.exp
-+++ b/ld/testsuite/lib/ld-lib.exp
-@@ -1643,7 +1643,7 @@ proc check_lto_available { } {
- set f [open $src "w"]
- puts $f ""
- close $f
-- set status [remote_exec host $CC "-shared -B[pwd]/tmpdir/ld/ -flto -fuse-linker-plugin $src -o $output"]
-+ set status [remote_exec host $CC "-shared -B[pwd]/tmpdir/ld/ -flto -ffat-lto-objects -fuse-linker-plugin $src -o $output"]
- if { [lindex $status 0] == 0 } {
- set lto_available_saved 1
- } else {
-diff --git a/ld/testsuite/ld-plugin/lto.exp b/ld/testsuite/ld-plugin/lto.exp
-index b14f13c..765d85f 100644
---- a/ld/testsuite/ld-plugin/lto.exp
-+++ b/ld/testsuite/ld-plugin/lto.exp
-@@ -324,7 +324,20 @@ if { [is_elf_format] && [check_lto_shared_available] } {
-
- set testname "Build liblto-11.a"
- remote_file host delete "tmpdir/liblto-11.a"
--set catch_output [run_host_cmd "$ar" "rc tmpdir/liblto-11.a tmpdir/lto-11a.o tmpdir/lto-11b.o tmpdir/lto-11c.o"]
-+set plugin_names {
-+ liblto_plugin.so
-+ liblto_plugin-0.dll
-+ cyglto_plugin-0.dll
-+}
-+set plug_opt ""
-+foreach plug $plugin_names {
-+ set plug_so [run_host_cmd $CC "--print-prog-name $plug"]
-+ if { $plug_so ne $plug } then {
-+ set plug_opt "--plugin $plug_so"
-+ break
-+ }
-+}
-+set catch_output [run_host_cmd "$ar" "rc $plug_opt tmpdir/liblto-11.a tmpdir/lto-11a.o tmpdir/lto-11b.o tmpdir/lto-11c.o"]
- if {![string match "" $catch_output]} {
- unresolved $testname
- restore_notify
-
-
diff --git a/cross/cross-binutils/binutils-2.24-shared-pie.patch b/cross/cross-binutils/binutils-2.24-shared-pie.patch
deleted file mode 100644
index d40aa47e0..000000000
--- a/cross/cross-binutils/binutils-2.24-shared-pie.patch
+++ /dev/null
@@ -1,99 +0,0 @@
-diff --git a/ld/emultempl/elf32.em b/ld/emultempl/elf32.em
-index 9a2fe89..13f86f0 100644
---- a/ld/emultempl/elf32.em
-+++ b/ld/emultempl/elf32.em
-@@ -1480,6 +1480,8 @@ gld${EMULATION_NAME}_before_allocation (void)
- const char *rpath;
- asection *sinterp;
- bfd *abfd;
-+ struct elf_link_hash_entry *ehdr_start = NULL;
-+ struct bfd_link_hash_entry ehdr_start_save;
-
- if (is_elf_hash_table (link_info.hash))
- {
-@@ -1504,6 +1506,16 @@ gld${EMULATION_NAME}_before_allocation (void)
- _bfd_elf_link_hash_hide_symbol (&link_info, h, TRUE);
- if (ELF_ST_VISIBILITY (h->other) != STV_INTERNAL)
- h->other = (h->other & ~ELF_ST_VISIBILITY (-1)) | STV_HIDDEN;
-+ /* Don't leave the symbol undefined. Undefined hidden
-+ symbols typically won't have dynamic relocations, but
-+ we most likely will need dynamic relocations for
-+ __ehdr_start if we are building a PIE or shared
-+ library. */
-+ ehdr_start = h;
-+ ehdr_start_save = h->root;
-+ h->root.type = bfd_link_hash_defined;
-+ h->root.u.def.section = bfd_abs_section_ptr;
-+ h->root.u.def.value = 0;
- }
- }
-
-@@ -1620,6 +1632,14 @@ ${ELF_INTERPRETER_SET_DEFAULT}
-
- if (!bfd_elf_size_dynsym_hash_dynstr (link_info.output_bfd, &link_info))
- einfo ("%P%F: failed to set dynamic section sizes: %E\n");
-+
-+ if (ehdr_start != NULL)
-+ {
-+ /* If we twiddled __ehdr_start to defined earlier, put it back
-+ as it was. */
-+ ehdr_start->root.type = ehdr_start_save.type;
-+ ehdr_start->root.u = ehdr_start_save.u;
-+ }
- }
-
- EOF
-diff --git a/ld/testsuite/ld-elf/ehdr_start-shared.d b/ld/testsuite/ld-elf/ehdr_start-shared.d
-new file mode 100644
-index 0000000..c17516a
---- /dev/null
-+++ b/ld/testsuite/ld-elf/ehdr_start-shared.d
-@@ -0,0 +1,9 @@
-+#source: ehdr_start.s
-+#ld: -e _start -shared
-+#nm: -n
-+#target: *-*-linux* *-*-gnu* *-*-nacl*
-+#xfail: cris*-*-* frv-*-*
-+
-+#...
-+[0-9a-f]*000 [Adrt] __ehdr_start
-+#pass
-diff --git a/ld/testsuite/ld-elf/ehdr_start-userdef.d b/ld/testsuite/ld-elf/ehdr_start-userdef.d
-index 2a88e98..b58ae3f 100644
---- a/ld/testsuite/ld-elf/ehdr_start-userdef.d
-+++ b/ld/testsuite/ld-elf/ehdr_start-userdef.d
-@@ -2,6 +2,7 @@
- #ld: -e _start -T ehdr_start-userdef.t
- #readelf: -Ws
- #target: *-*-linux* *-*-gnu* *-*-nacl*
-+#xfail: frv-*-*
-
- #...
- Symbol table '\.symtab' contains [0-9]+ entries:
-diff --git a/ld/testsuite/ld-elf/ehdr_start-weak.d b/ld/testsuite/ld-elf/ehdr_start-weak.d
-index 8bd9035..24ae34c 100644
---- a/ld/testsuite/ld-elf/ehdr_start-weak.d
-+++ b/ld/testsuite/ld-elf/ehdr_start-weak.d
-@@ -2,6 +2,7 @@
- #ld: -e _start -T ehdr_start-missing.t
- #nm: -n
- #target: *-*-linux* *-*-gnu* *-*-nacl*
-+#xfail: frv-*-*
-
- #...
- \s+[wU] __ehdr_start
-diff --git a/ld/testsuite/ld-elf/ehdr_start.d b/ld/testsuite/ld-elf/ehdr_start.d
-index 52e5b54..d538b66 100644
---- a/ld/testsuite/ld-elf/ehdr_start.d
-+++ b/ld/testsuite/ld-elf/ehdr_start.d
-@@ -2,6 +2,7 @@
- #ld: -e _start
- #nm: -n
- #target: *-*-linux* *-*-gnu* *-*-nacl*
-+#xfail: frv-*-*
-
- #...
- [0-9a-f]*000 [Adrt] __ehdr_start
---
-1.7.1
-
diff --git a/cross/cross-binutils/binutils-2.24-strings-all-default.patch b/cross/cross-binutils/binutils-2.24-strings-all-default.patch
deleted file mode 100644
index 97b9f8e30..000000000
--- a/cross/cross-binutils/binutils-2.24-strings-all-default.patch
+++ /dev/null
@@ -1,310 +0,0 @@
-diff -cpr ../binutils-2.24.orig/binutils/config.in binutils/config.in
-*** ../binutils-2.24.orig/binutils/config.in 2014-10-31 11:50:20.455222877 +0000
---- binutils/config.in 2014-10-31 11:59:05.021241036 +0000
-***************
-*** 18,23 ****
---- 18,26 ----
- /* Should ar and ranlib use -D behavior by default? */
- #undef DEFAULT_AR_DETERMINISTIC
-
-+ /* Should strings use -a behavior by default? */
-+ #undef DEFAULT_STRINGS_ALL
-+
- /* Define to 1 if translation of program messages to the user's native
- language is requested. */
- #undef ENABLE_NLS
-diff -cpr ../binutils-2.24.orig/binutils/configure binutils/configure
-*** ../binutils-2.24.orig/binutils/configure 2014-10-31 11:50:20.590223736 +0000
---- binutils/configure 2014-10-31 12:01:46.570102643 +0000
-*************** with_gnu_ld
-*** 772,777 ****
---- 772,778 ----
- enable_libtool_lock
- enable_targets
- enable_deterministic_archives
-+ enable_default_strings_all
- enable_werror
- enable_build_warnings
- enable_nls
-*************** Optional Features:
-*** 1421,1426 ****
---- 1422,1429 ----
- --enable-targets alternative target configurations
- --enable-deterministic-archives
- ar and ranlib default to -D behavior
-+ --disable-default-strings-all
-+ strings defaults to --data behavior
- --enable-werror treat compile warnings as errors
- --enable-build-warnings enable build-time compiler warnings
- --disable-nls do not use Native Language Support
-*************** cat >>confdefs.h <<_ACEOF
-*** 11615,11620 ****
---- 11594,11618 ----
- _ACEOF
-
-
-+ # Check whether --enable-default-strings-all was given.
-+ if test "${enable_default_strings_all+set}" = set; then :
-+ enableval=$enable_default_strings_all;
-+ if test "${enableval}" = no; then
-+ default_strings_all=0
-+ else
-+ default_strings_all=1
-+ fi
-+ else
-+ default_strings_all=1
-+ fi
-+
-+
-+
-+ cat >>confdefs.h <<_ACEOF
-+ #define DEFAULT_STRINGS_ALL $default_strings_all
-+ _ACEOF
-+
-+
-
- GCC_WARN_CFLAGS="-W -Wall -Wstrict-prototypes -Wmissing-prototypes"
- cat confdefs.h - <<_ACEOF >conftest.$ac_ext
-diff -cpr ../binutils-2.24.orig/binutils/configure.in binutils/configure.in
-*** ../binutils-2.24.orig/binutils/configure.in 2014-10-31 11:50:20.430222717 +0000
---- binutils/configure.in 2014-10-31 12:00:48.092790946 +0000
-*************** fi], [default_ar_deterministic=0])
-*** 57,62 ****
---- 57,74 ----
- AC_DEFINE_UNQUOTED(DEFAULT_AR_DETERMINISTIC, $default_ar_deterministic,
- [Should ar and ranlib use -D behavior by default?])
-
-+ AC_ARG_ENABLE(default-strings-all,
-+ [AS_HELP_STRING([--disable-default-strings-all],
-+ [strings defaults to --data behavior])], [
-+ if test "${enableval}" = no; then
-+ default_strings_all=0
-+ else
-+ default_strings_all=1
-+ fi], [default_strings_all=1])
-+
-+ AC_DEFINE_UNQUOTED(DEFAULT_STRINGS_ALL, $default_strings_all,
-+ [Should strings use -a behavior by default?])
-+
- AM_BINUTILS_WARNINGS
-
- AC_CONFIG_HEADERS(config.h:config.in)
-diff -cpr ../binutils-2.24.orig/binutils/doc/binutils.texi binutils/doc/binutils.texi
-*** ../binutils-2.24.orig/binutils/doc/binutils.texi 2014-10-31 11:50:20.579223666 +0000
---- binutils/doc/binutils.texi 2014-10-31 11:59:23.052339164 +0000
-*************** strings [@option{-afovV}] [@option{-}@va
-*** 2653,2667 ****
-
- @c man begin DESCRIPTION strings
-
-! For each @var{file} given, @sc{gnu} @command{strings} prints the printable
-! character sequences that are at least 4 characters long (or the number
-! given with the options below) and are followed by an unprintable
-! character. By default, it only prints the strings from the initialized
-! and loaded sections of object files; for other types of files, it prints
-! the strings from the whole file.
-
-! @command{strings} is mainly useful for determining the contents of non-text
-! files.
-
- @c man end
-
---- 2653,2676 ----
-
- @c man begin DESCRIPTION strings
-
-! For each @var{file} given, @sc{gnu} @command{strings} prints the
-! printable character sequences that are at least 4 characters long (or
-! the number given with the options below) and are followed by an
-! unprintable character.
-!
-! Depending upon how the strings program was configured it will default
-! to either displaying all the printable sequences that it can find in
-! each file, or only those sequences that are in loadable, initialized
-! data sections. If the file type in unrecognizable, or if strings is
-! reading from stdin then it will always display all of the printable
-! sequences that it can find.
-!
-! For backwards compatibility any file that occurs after a command line
-! option of just @option{-} will also be scanned in full, regardless of
-! the presence of any @option{-d} option.
-
-! @command{strings} is mainly useful for determining the contents of
-! non-text files.
-
- @c man end
-
-*************** files.
-*** 2671,2678 ****
- @item -a
- @itemx --all
- @itemx -
-! Do not scan only the initialized and loaded sections of object files;
-! scan the whole files.
-
- @item -f
- @itemx --print-file-name
---- 2680,2704 ----
- @item -a
- @itemx --all
- @itemx -
-! Scan the whole file, regardless of what sections it contains or
-! whether those sections are loaded or initialized. Normally this is
-! the default behaviour, but strings can be configured so that the
-! @option{-d} is the default instead.
-!
-! The @option{-} option is position dependent and forces strings to
-! perform full scans of any file that is mentioned after the @option{-}
-! on the command line, even if the @option{-d} option has been
-! specified.
-!
-! @item -d
-! @itemx --data
-! Only print strings from initialized, loaded data sections in the
-! file. This may reduce the amount of garbage in the output, but it
-! also exposes the strings program to any security flaws that may be
-! present in the BFD library used to scan and load sections. Strings
-! can be configured so that this option is the default behaviour. In
-! such cases the @option{-a} option can be used to avoid using the BFD
-! library and instead just print all of the strings found in the file.
-
- @item -f
- @itemx --print-file-name
-diff -cpr ../binutils-2.24.orig/binutils/NEWS binutils/NEWS
-*** ../binutils-2.24.orig/binutils/NEWS 2014-10-31 11:50:20.338222131 +0000
---- binutils/NEWS 2014-10-31 11:59:52.315493579 +0000
-***************
-*** 1,5 ****
---- 1,10 ----
- -*- text -*-
-
-+ * Add --data option to strings to only print strings in loadable, initialized
-+ data sections. Change the default behaviour to be --all, but add a new
-+ configure time option of --disable-default-strings-all to restore the old
-+ default behaviour.
-+
- Changes in 2.24:
-
- * Objcopy now supports wildcard characters in command line options that take
-diff -cpr ../binutils-2.24.orig/binutils/strings.c binutils/strings.c
-*** ../binutils-2.24.orig/binutils/strings.c 2014-10-31 11:50:20.464222934 +0000
---- binutils/strings.c 2014-10-31 12:01:33.901035485 +0000
-***************
-*** 23,29 ****
- Options:
- --all
- -a
-! - Do not scan only the initialized data section of object files.
-
- --print-file-name
- -f Print the name of the file before each string.
---- 23,32 ----
- Options:
- --all
- -a
-! - Scan each file in its entirety.
-!
-! --data
-! -d Scan only the initialized data section(s) of object files.
-
- --print-file-name
- -f Print the name of the file before each string.
-*************** static int encoding_bytes;
-*** 107,112 ****
---- 110,116 ----
- static struct option long_options[] =
- {
- {"all", no_argument, NULL, 'a'},
-+ {"data", no_argument, NULL, 'd'},
- {"print-file-name", no_argument, NULL, 'f'},
- {"bytes", required_argument, NULL, 'n'},
- {"radix", required_argument, NULL, 't'},
-*************** typedef struct
-*** 128,134 ****
-
- static void strings_a_section (bfd *, asection *, void *);
- static bfd_boolean strings_object_file (const char *);
-! static bfd_boolean strings_file (char *file);
- static void print_strings (const char *, FILE *, file_ptr, int, int, char *);
- static void usage (FILE *, int);
- static long get_char (FILE *, file_ptr *, int *, char **);
---- 132,138 ----
-
- static void strings_a_section (bfd *, asection *, void *);
- static bfd_boolean strings_object_file (const char *);
-! static bfd_boolean strings_file (char *);
- static void print_strings (const char *, FILE *, file_ptr, int, int, char *);
- static void usage (FILE *, int);
- static long get_char (FILE *, file_ptr *, int *, char **);
-*************** main (int argc, char **argv)
-*** 158,168 ****
- string_min = 4;
- print_addresses = FALSE;
- print_filenames = FALSE;
-! datasection_only = TRUE;
- target = NULL;
- encoding = 's';
-
-! while ((optc = getopt_long (argc, argv, "afhHn:ot:e:T:Vv0123456789",
- long_options, (int *) 0)) != EOF)
- {
- switch (optc)
---- 162,175 ----
- string_min = 4;
- print_addresses = FALSE;
- print_filenames = FALSE;
-! if (DEFAULT_STRINGS_ALL)
-! datasection_only = FALSE;
-! else
-! datasection_only = TRUE;
- target = NULL;
- encoding = 's';
-
-! while ((optc = getopt_long (argc, argv, "adfhHn:ot:e:T:Vv0123456789",
- long_options, (int *) 0)) != EOF)
- {
- switch (optc)
-*************** main (int argc, char **argv)
-*** 171,176 ****
---- 178,187 ----
- datasection_only = FALSE;
- break;
-
-+ case 'd':
-+ datasection_only = TRUE;
-+ break;
-+
- case 'f':
- print_filenames = TRUE;
- break;
-*************** usage (FILE *stream, int status)
-*** 635,642 ****
- {
- fprintf (stream, _("Usage: %s [option(s)] [file(s)]\n"), program_name);
- fprintf (stream, _(" Display printable strings in [file(s)] (stdin by default)\n"));
-! fprintf (stream, _(" The options are:\n\
- -a - --all Scan the entire file, not just the data section\n\
- -f --print-file-name Print the name of the file before each string\n\
- -n --bytes=[number] Locate & print any NUL-terminated sequence of at\n\
- -<number> least [number] characters (default 4).\n\
---- 646,663 ----
- {
- fprintf (stream, _("Usage: %s [option(s)] [file(s)]\n"), program_name);
- fprintf (stream, _(" Display printable strings in [file(s)] (stdin by default)\n"));
-! fprintf (stream, _(" The options are:\n"));
-!
-! if (DEFAULT_STRINGS_ALL)
-! fprintf (stream, _("\
-! -a - --all Scan the entire file, not just the data section [default]\n\
-! -d --data Only scan the data sections in the file\n"));
-! else
-! fprintf (stream, _("\
- -a - --all Scan the entire file, not just the data section\n\
-+ -d --data Only scan the data sections in the file [default]\n"));
-+
-+ fprintf (stream, _("\
- -f --print-file-name Print the name of the file before each string\n\
- -n --bytes=[number] Locate & print any NUL-terminated sequence of at\n\
- -<number> least [number] characters (default 4).\n\
-
-Only in binutils: strings.c.rej
diff --git a/cross/cross-binutils/binutils-e9c1bdad.patch b/cross/cross-binutils/binutils-e9c1bdad.patch
new file mode 100644
index 000000000..6ef9f520f
--- /dev/null
+++ b/cross/cross-binutils/binutils-e9c1bdad.patch
@@ -0,0 +1,78 @@
+diff --git a/gold/layout.cc b/gold/layout.cc
+index bcdaac8..7836640 100644
+--- a/gold/layout.cc
++++ b/gold/layout.cc
+@@ -4873,7 +4873,8 @@ Layout::finish_dynamic_section(const Input_objects* input_objects,
+ flags |= elfcpp::DF_STATIC_TLS;
+ if (parameters->options().origin())
+ flags |= elfcpp::DF_ORIGIN;
+- if (parameters->options().Bsymbolic())
++ if (parameters->options().Bsymbolic()
++ && !parameters->options().have_dynamic_list())
+ {
+ flags |= elfcpp::DF_SYMBOLIC;
+ // Add DT_SYMBOLIC for compatibility with older loaders.
+diff --git a/gold/options.cc b/gold/options.cc
+index 7eb8f27..7f1f69e 100644
+--- a/gold/options.cc
++++ b/gold/options.cc
+@@ -1200,13 +1200,6 @@ General_options::finalize()
+ // in the path, as appropriate.
+ this->add_sysroot();
+
+- // --dynamic-list overrides -Bsymbolic and -Bsymbolic-functions.
+- if (this->have_dynamic_list())
+- {
+- this->set_Bsymbolic(false);
+- this->set_Bsymbolic_functions(false);
+- }
+-
+ // Now that we've normalized the options, check for contradictory ones.
+ if (this->shared() && this->is_static())
+ gold_fatal(_("-shared and -static are incompatible"));
+diff --git a/gold/symtab.h b/gold/symtab.h
+index aa0cb68..9413360 100644
+--- a/gold/symtab.h
++++ b/gold/symtab.h
+@@ -604,10 +604,8 @@ class Symbol
+ if (parameters->options().in_dynamic_list(this->name()))
+ return true;
+
+- // If the user used -Bsymbolic or provided a --dynamic-list script,
+- // then nothing (else) is preemptible.
+- if (parameters->options().Bsymbolic()
+- || parameters->options().have_dynamic_list())
++ // If the user used -Bsymbolic, then nothing (else) is preemptible.
++ if (parameters->options().Bsymbolic())
+ return false;
+
+ // If the user used -Bsymbolic-functions, then functions are not
+diff --git a/gold/testsuite/Makefile.am b/gold/testsuite/Makefile.am
+index f767c21..7b73f9d 100644
+--- a/gold/testsuite/Makefile.am
++++ b/gold/testsuite/Makefile.am
+@@ -1518,7 +1518,7 @@ dynamic_list_lib1.o: dynamic_list_lib1.cc
+ $(CXXCOMPILE) -c -fpic -o $@ $<
+
+ dynamic_list_lib2.so: gcctestdir/ld dynamic_list_lib2.o $(srcdir)/dynamic_list_2.t
+- $(CXXLINK) -Bgcctestdir/ -shared -Wl,--dynamic-list,$(srcdir)/dynamic_list_2.t dynamic_list_lib2.o
++ $(CXXLINK) -Bgcctestdir/ -shared -Wl,-Bsymbolic-functions -Wl,--dynamic-list,$(srcdir)/dynamic_list_2.t dynamic_list_lib2.o
+ dynamic_list_lib2.o: dynamic_list_lib2.cc
+ $(CXXCOMPILE) -c -fpic -o $@ $<
+
+diff --git a/gold/testsuite/Makefile.in b/gold/testsuite/Makefile.in
+index 217e472..b4ae3fd 100644
+--- a/gold/testsuite/Makefile.in
++++ b/gold/testsuite/Makefile.in
+@@ -5319,7 +5319,7 @@ uninstall-am:
+ @GCC_TRUE@@NATIVE_LINKER_TRUE@ $(CXXCOMPILE) -c -fpic -o $@ $<
+
+ @GCC_TRUE@@NATIVE_LINKER_TRUE@dynamic_list_lib2.so: gcctestdir/ld dynamic_list_lib2.o $(srcdir)/dynamic_list_2.t
+-@GCC_TRUE@@NATIVE_LINKER_TRUE@ $(CXXLINK) -Bgcctestdir/ -shared -Wl,--dynamic-list,$(srcdir)/dynamic_list_2.t dynamic_list_lib2.o
++@GCC_TRUE@@NATIVE_LINKER_TRUE@ $(CXXLINK) -Bgcctestdir/ -shared -Wl,-Bsymbolic-functions -Wl,--dynamic-list,$(srcdir)/dynamic_list_2.t dynamic_list_lib2.o
+ @GCC_TRUE@@NATIVE_LINKER_TRUE@dynamic_list_lib2.o: dynamic_list_lib2.cc
+ @GCC_TRUE@@NATIVE_LINKER_TRUE@ $(CXXCOMPILE) -c -fpic -o $@ $<
+
+--
+1.9.4
+
diff --git a/cross/cross-binutils/binutils-xtensa.patch b/cross/cross-binutils/binutils-xtensa.patch
new file mode 100644
index 000000000..9a8ec65de
--- /dev/null
+++ b/cross/cross-binutils/binutils-xtensa.patch
@@ -0,0 +1,28972 @@
+From dbca73446265ce01b8e11462c3346b25953e3399 Mon Sep 17 00:00:00 2001
+From: Sujith Manoharan <c_manoha@qca.qualcomm.com>
+Date: Mon, 7 Jan 2013 15:59:53 +0530
+Subject: [PATCH] binutils: AR9271/AR7010 config
+
+Signed-off-by: Sujith Manoharan <c_manoha@qca.qualcomm.com>
+---
+ bfd/xtensa-modules.c | 27121 +++++++++++++---------------------------------
+ include/xtensa-config.h | 36 +-
+ 2 files changed, 7663 insertions(+), 19494 deletions(-)
+
+diff --git a/bfd/xtensa-modules.c b/bfd/xtensa-modules.c
+index 3a79fcd..4704645 100644
+--- a/bfd/xtensa-modules.c
++++ b/bfd/xtensa-modules.c
+@@ -29,14 +29,6 @@ static xtensa_sysreg_internal sysregs[] = {
+ { "LBEG", 0, 0 },
+ { "LEND", 1, 0 },
+ { "LCOUNT", 2, 0 },
+- { "BR", 4, 0 },
+- { "ACCLO", 16, 0 },
+- { "ACCHI", 17, 0 },
+- { "M0", 32, 0 },
+- { "M1", 33, 0 },
+- { "M2", 34, 0 },
+- { "M3", 35, 0 },
+- { "PTEVADDR", 83, 0 },
+ { "MMID", 89, 0 },
+ { "DDR", 104, 0 },
+ { "176", 176, 0 },
+@@ -47,29 +39,21 @@ static xtensa_sysreg_internal sysregs[] = {
+ { "PRID", 235, 0 },
+ { "ICOUNT", 236, 0 },
+ { "CCOMPARE0", 240, 0 },
+- { "CCOMPARE1", 241, 0 },
+- { "CCOMPARE2", 242, 0 },
+ { "VECBASE", 231, 0 },
+ { "EPC1", 177, 0 },
+ { "EPC2", 178, 0 },
+ { "EPC3", 179, 0 },
+ { "EPC4", 180, 0 },
+ { "EPC5", 181, 0 },
+- { "EPC6", 182, 0 },
+- { "EPC7", 183, 0 },
+ { "EXCSAVE1", 209, 0 },
+ { "EXCSAVE2", 210, 0 },
+ { "EXCSAVE3", 211, 0 },
+ { "EXCSAVE4", 212, 0 },
+ { "EXCSAVE5", 213, 0 },
+- { "EXCSAVE6", 214, 0 },
+- { "EXCSAVE7", 215, 0 },
+ { "EPS2", 194, 0 },
+ { "EPS3", 195, 0 },
+ { "EPS4", 196, 0 },
+ { "EPS5", 197, 0 },
+- { "EPS6", 198, 0 },
+- { "EPS7", 199, 0 },
+ { "EXCCAUSE", 232, 0 },
+ { "DEPC", 192, 0 },
+ { "EXCVADDR", 238, 0 },
+@@ -80,8 +64,6 @@ static xtensa_sysreg_internal sysregs[] = {
+ { "PS", 230, 0 },
+ { "MISC0", 244, 0 },
+ { "MISC1", 245, 0 },
+- { "MISC2", 246, 0 },
+- { "MISC3", 247, 0 },
+ { "INTENABLE", 228, 0 },
+ { "DBREAKA0", 144, 0 },
+ { "DBREAKC0", 160, 0 },
+@@ -92,19 +74,13 @@ static xtensa_sysreg_internal sysregs[] = {
+ { "IBREAKENABLE", 96, 0 },
+ { "ICOUNTLEVEL", 237, 0 },
+ { "DEBUGCAUSE", 233, 0 },
+- { "RASID", 90, 0 },
+- { "ITLBCFG", 91, 0 },
+- { "DTLBCFG", 92, 0 },
+- { "CPENABLE", 224, 0 },
+ { "SCOMPARE1", 12, 0 },
+- { "THREADPTR", 231, 1 },
+- { "FCR", 232, 1 },
+- { "FSR", 233, 1 }
++ { "THREADPTR", 231, 1 }
+ };
+
+-#define NUM_SYSREGS 74
+-#define MAX_SPECIAL_REG 247
+-#define MAX_USER_REG 233
++#define NUM_SYSREGS 50
++#define MAX_SPECIAL_REG 245
++#define MAX_USER_REG 231
+
+
+ /* Processor states. */
+@@ -114,40 +90,33 @@ static xtensa_state_internal states[] = {
+ { "PC", 32, 0 },
+ { "ICOUNT", 32, 0 },
+ { "DDR", 32, 0 },
+- { "INTERRUPT", 32, 0 },
++ { "INTERRUPT", 19, 0 },
+ { "CCOUNT", 32, 0 },
+ { "XTSYNC", 1, 0 },
+- { "VECBASE", 22, 0 },
++ { "VECBASE", 21, 0 },
+ { "EPC1", 32, 0 },
+ { "EPC2", 32, 0 },
+ { "EPC3", 32, 0 },
+ { "EPC4", 32, 0 },
+ { "EPC5", 32, 0 },
+- { "EPC6", 32, 0 },
+- { "EPC7", 32, 0 },
+ { "EXCSAVE1", 32, 0 },
+ { "EXCSAVE2", 32, 0 },
+ { "EXCSAVE3", 32, 0 },
+ { "EXCSAVE4", 32, 0 },
+ { "EXCSAVE5", 32, 0 },
+- { "EXCSAVE6", 32, 0 },
+- { "EXCSAVE7", 32, 0 },
+- { "EPS2", 15, 0 },
+- { "EPS3", 15, 0 },
+- { "EPS4", 15, 0 },
+- { "EPS5", 15, 0 },
+- { "EPS6", 15, 0 },
+- { "EPS7", 15, 0 },
++ { "EPS2", 13, 0 },
++ { "EPS3", 13, 0 },
++ { "EPS4", 13, 0 },
++ { "EPS5", 13, 0 },
+ { "EXCCAUSE", 6, 0 },
+ { "PSINTLEVEL", 4, 0 },
+ { "PSUM", 1, 0 },
+ { "PSWOE", 1, 0 },
+- { "PSRING", 2, 0 },
+ { "PSEXCM", 1, 0 },
+ { "DEPC", 32, 0 },
+ { "EXCVADDR", 32, 0 },
+- { "WindowBase", 4, 0 },
+- { "WindowStart", 16, 0 },
++ { "WindowBase", 3, 0 },
++ { "WindowStart", 8, 0 },
+ { "PSCALLINC", 2, 0 },
+ { "PSOWB", 4, 0 },
+ { "LBEG", 32, 0 },
+@@ -158,11 +127,8 @@ static xtensa_state_internal states[] = {
+ { "LITBEN", 1, 0 },
+ { "MISC0", 32, 0 },
+ { "MISC1", 32, 0 },
+- { "MISC2", 32, 0 },
+- { "MISC3", 32, 0 },
+- { "ACC", 40, 0 },
+ { "InOCDMode", 1, 0 },
+- { "INTENABLE", 32, 0 },
++ { "INTENABLE", 19, 0 },
+ { "DBREAKA0", 32, 0 },
+ { "DBREAKC0", 8, 0 },
+ { "DBREAKA1", 32, 0 },
+@@ -174,34 +140,10 @@ static xtensa_state_internal states[] = {
+ { "DEBUGCAUSE", 6, 0 },
+ { "DBNUM", 4, 0 },
+ { "CCOMPARE0", 32, 0 },
+- { "CCOMPARE1", 32, 0 },
+- { "CCOMPARE2", 32, 0 },
+- { "ASID3", 8, 0 },
+- { "ASID2", 8, 0 },
+- { "ASID1", 8, 0 },
+- { "INSTPGSZID4", 2, 0 },
+- { "DATAPGSZID4", 2, 0 },
+- { "PTBASE", 10, 0 },
+- { "CPENABLE", 1, 0 },
+- { "SCOMPARE1", 32, 0 },
+- { "RoundMode", 2, 0 },
+- { "InvalidEnable", 1, 0 },
+- { "DivZeroEnable", 1, 0 },
+- { "OverflowEnable", 1, 0 },
+- { "UnderflowEnable", 1, 0 },
+- { "InexactEnable", 1, 0 },
+- { "InvalidFlag", 1, 0 },
+- { "DivZeroFlag", 1, 0 },
+- { "OverflowFlag", 1, 0 },
+- { "UnderflowFlag", 1, 0 },
+- { "InexactFlag", 1, 0 },
+- { "FPreserved20", 20, 0 },
+- { "FPreserved20a", 20, 0 },
+- { "FPreserved5", 5, 0 },
+- { "FPreserved7", 7, 0 }
+-};
+-
+-#define NUM_STATES 89
++ { "SCOMPARE1", 32, 0 }
++};
++
++#define NUM_STATES 55
+
+ /* Macros for xtensa_state numbers (for use in iclasses because the
+ state numbers are not available when the iclass table is generated). */
+@@ -219,82 +161,48 @@ static xtensa_state_internal states[] = {
+ #define STATE_EPC3 10
+ #define STATE_EPC4 11
+ #define STATE_EPC5 12
+-#define STATE_EPC6 13
+-#define STATE_EPC7 14
+-#define STATE_EXCSAVE1 15
+-#define STATE_EXCSAVE2 16
+-#define STATE_EXCSAVE3 17
+-#define STATE_EXCSAVE4 18
+-#define STATE_EXCSAVE5 19
+-#define STATE_EXCSAVE6 20
+-#define STATE_EXCSAVE7 21
+-#define STATE_EPS2 22
+-#define STATE_EPS3 23
+-#define STATE_EPS4 24
+-#define STATE_EPS5 25
+-#define STATE_EPS6 26
+-#define STATE_EPS7 27
+-#define STATE_EXCCAUSE 28
+-#define STATE_PSINTLEVEL 29
+-#define STATE_PSUM 30
+-#define STATE_PSWOE 31
+-#define STATE_PSRING 32
+-#define STATE_PSEXCM 33
+-#define STATE_DEPC 34
+-#define STATE_EXCVADDR 35
+-#define STATE_WindowBase 36
+-#define STATE_WindowStart 37
+-#define STATE_PSCALLINC 38
+-#define STATE_PSOWB 39
+-#define STATE_LBEG 40
+-#define STATE_LEND 41
+-#define STATE_SAR 42
+-#define STATE_THREADPTR 43
+-#define STATE_LITBADDR 44
+-#define STATE_LITBEN 45
+-#define STATE_MISC0 46
+-#define STATE_MISC1 47
+-#define STATE_MISC2 48
+-#define STATE_MISC3 49
+-#define STATE_ACC 50
+-#define STATE_InOCDMode 51
+-#define STATE_INTENABLE 52
+-#define STATE_DBREAKA0 53
+-#define STATE_DBREAKC0 54
+-#define STATE_DBREAKA1 55
+-#define STATE_DBREAKC1 56
+-#define STATE_IBREAKA0 57
+-#define STATE_IBREAKA1 58
+-#define STATE_IBREAKENABLE 59
+-#define STATE_ICOUNTLEVEL 60
+-#define STATE_DEBUGCAUSE 61
+-#define STATE_DBNUM 62
+-#define STATE_CCOMPARE0 63
+-#define STATE_CCOMPARE1 64
+-#define STATE_CCOMPARE2 65
+-#define STATE_ASID3 66
+-#define STATE_ASID2 67
+-#define STATE_ASID1 68
+-#define STATE_INSTPGSZID4 69
+-#define STATE_DATAPGSZID4 70
+-#define STATE_PTBASE 71
+-#define STATE_CPENABLE 72
+-#define STATE_SCOMPARE1 73
+-#define STATE_RoundMode 74
+-#define STATE_InvalidEnable 75
+-#define STATE_DivZeroEnable 76
+-#define STATE_OverflowEnable 77
+-#define STATE_UnderflowEnable 78
+-#define STATE_InexactEnable 79
+-#define STATE_InvalidFlag 80
+-#define STATE_DivZeroFlag 81
+-#define STATE_OverflowFlag 82
+-#define STATE_UnderflowFlag 83
+-#define STATE_InexactFlag 84
+-#define STATE_FPreserved20 85
+-#define STATE_FPreserved20a 86
+-#define STATE_FPreserved5 87
+-#define STATE_FPreserved7 88
++#define STATE_EXCSAVE1 13
++#define STATE_EXCSAVE2 14
++#define STATE_EXCSAVE3 15
++#define STATE_EXCSAVE4 16
++#define STATE_EXCSAVE5 17
++#define STATE_EPS2 18
++#define STATE_EPS3 19
++#define STATE_EPS4 20
++#define STATE_EPS5 21
++#define STATE_EXCCAUSE 22
++#define STATE_PSINTLEVEL 23
++#define STATE_PSUM 24
++#define STATE_PSWOE 25
++#define STATE_PSEXCM 26
++#define STATE_DEPC 27
++#define STATE_EXCVADDR 28
++#define STATE_WindowBase 29
++#define STATE_WindowStart 30
++#define STATE_PSCALLINC 31
++#define STATE_PSOWB 32
++#define STATE_LBEG 33
++#define STATE_LEND 34
++#define STATE_SAR 35
++#define STATE_THREADPTR 36
++#define STATE_LITBADDR 37
++#define STATE_LITBEN 38
++#define STATE_MISC0 39
++#define STATE_MISC1 40
++#define STATE_InOCDMode 41
++#define STATE_INTENABLE 42
++#define STATE_DBREAKA0 43
++#define STATE_DBREAKC0 44
++#define STATE_DBREAKA1 45
++#define STATE_DBREAKC1 46
++#define STATE_IBREAKA0 47
++#define STATE_IBREAKA1 48
++#define STATE_IBREAKENABLE 49
++#define STATE_ICOUNTLEVEL 50
++#define STATE_DEBUGCAUSE 51
++#define STATE_DBNUM 52
++#define STATE_CCOMPARE0 53
++#define STATE_SCOMPARE1 54
+
+
+ /* Field definitions. */
+@@ -303,7 +211,7 @@ static unsigned
+ Field_t_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
+ return tie_t;
+ }
+
+@@ -312,14 +220,14 @@ Field_t_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
++ insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
+ }
+
+ static unsigned
+ Field_t_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+ return tie_t;
+ }
+
+@@ -328,14 +236,14 @@ Field_t_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
++ insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+ }
+
+ static unsigned
+ Field_t_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+ return tie_t;
+ }
+
+@@ -344,20491 +252,8868 @@ Field_t_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
++ insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_t_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_bbi4_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
++ tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
+ return tie_t;
+ }
+
+ static void
+-Field_t_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_bbi4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ tie_t = (val << 31) >> 31;
++ insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_t_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_bbi_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
++ tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
++ tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_t_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_bbi_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
++ tie_t = (val << 27) >> 31;
++ insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_t_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
++Field_imm12_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
++ tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
+ return tie_t;
+ }
+
+ static void
+-Field_t_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
++Field_imm12_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ tie_t = (val << 20) >> 20;
++ insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_t_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
++Field_imm8_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
++ tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
+ return tie_t;
+ }
+
+ static void
+-Field_t_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
++Field_imm8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ tie_t = (val << 24) >> 24;
++ insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_bbi4_Slot_inst_get (const xtensa_insnbuf insn)
++Field_s_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
++ tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_bbi4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_s_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+ }
+
+ static unsigned
+-Field_bbi_Slot_inst_get (const xtensa_insnbuf insn)
++Field_s_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+ tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_bbi_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_s_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+ insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+ }
+
+ static unsigned
+-Field_bbi_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
++Field_s_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_bbi_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
++Field_s_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
++ insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+ }
+
+ static unsigned
+-Field_imm12_Slot_inst_get (const xtensa_insnbuf insn)
++Field_imm12b_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 12) | ((insn[0] << 8) >> 20);
++ tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
++ tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
+ return tie_t;
+ }
+
+ static void
+-Field_imm12_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_imm12b_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 20) >> 20;
+- insn[0] = (insn[0] & ~0xfff000) | (tie_t << 12);
++ tie_t = (val << 24) >> 24;
++ insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
++ tie_t = (val << 20) >> 28;
++ insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+ }
+
+ static unsigned
+-Field_imm8_Slot_inst_get (const xtensa_insnbuf insn)
++Field_imm16_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 8) | ((insn[0] << 8) >> 24);
++ tie_t = (tie_t << 16) | ((insn[0] << 16) >> 16);
+ return tie_t;
+ }
+
+ static void
+-Field_imm8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_imm16_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 24) >> 24;
+- insn[0] = (insn[0] & ~0xff0000) | (tie_t << 16);
++ tie_t = (val << 16) >> 16;
++ insn[0] = (insn[0] & ~0xffff) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_imm8_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_m_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 8) | ((insn[0] << 12) >> 24);
++ tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
+ return tie_t;
+ }
+
+ static void
+-Field_imm8_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_m_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 24) >> 24;
+- insn[0] = (insn[0] & ~0xff000) | (tie_t << 12);
++ tie_t = (val << 30) >> 30;
++ insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
+ }
+
+ static unsigned
+-Field_imm8_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_n_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
+ return tie_t;
+ }
+
+ static void
+-Field_imm8_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_n_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+- tie_t = (val << 24) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ tie_t = (val << 30) >> 30;
++ insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
+ }
+
+ static unsigned
+-Field_s_Slot_inst_get (const xtensa_insnbuf insn)
++Field_offset_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
++ tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
+ return tie_t;
+ }
+
+ static void
+-Field_s_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_offset_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ tie_t = (val << 14) >> 14;
++ insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_s_Slot_inst16a_get (const xtensa_insnbuf insn)
++Field_op0_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_s_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++Field_op0_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
+ }
+
+ static unsigned
+-Field_s_Slot_inst16b_get (const xtensa_insnbuf insn)
++Field_op0_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_s_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++Field_op0_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+ }
+
+ static unsigned
+-Field_s_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_op0_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_s_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_op0_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
++ insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+ }
+
+ static unsigned
+-Field_s_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_op1_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_s_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_op1_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+ }
+
+ static unsigned
+-Field_s_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
++Field_op2_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_s_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
++Field_op2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_s_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
++Field_r_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_s_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
++Field_r_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
++ insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_imm12b_Slot_inst_get (const xtensa_insnbuf insn)
++Field_r_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- tie_t = (tie_t << 8) | ((insn[0] << 8) >> 24);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_imm12b_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_r_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 24) >> 24;
+- insn[0] = (insn[0] & ~0xff0000) | (tie_t << 16);
+- tie_t = (val << 20) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_imm12b_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_r_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
+- tie_t = (tie_t << 8) | ((insn[0] << 12) >> 24);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_imm12b_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_r_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 24) >> 24;
+- insn[0] = (insn[0] & ~0xff000) | (tie_t << 12);
+- tie_t = (val << 20) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_imm12b_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_sa4_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 12) | ((insn[0] << 16) >> 20);
++ tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
+ return tie_t;
+ }
+
+ static void
+-Field_imm12b_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_sa4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 20) >> 20;
+- insn[0] = (insn[0] & ~0xfff0) | (tie_t << 4);
++ tie_t = (val << 31) >> 31;
++ insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_imm16_Slot_inst_get (const xtensa_insnbuf insn)
++Field_sae4_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 16) | ((insn[0] << 8) >> 16);
++ tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
+ return tie_t;
+ }
+
+ static void
+-Field_imm16_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_sae4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 16) >> 16;
+- insn[0] = (insn[0] & ~0xffff00) | (tie_t << 8);
++ tie_t = (val << 31) >> 31;
++ insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
+ }
+
+ static unsigned
+-Field_imm16_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_sae_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 16) | ((insn[0] << 12) >> 16);
++ tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
++ tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_imm16_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_sae_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 16) >> 16;
+- insn[0] = (insn[0] & ~0xffff0) | (tie_t << 4);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ tie_t = (val << 27) >> 31;
++ insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
+ }
+
+ static unsigned
+-Field_m_Slot_inst_get (const xtensa_insnbuf insn)
++Field_sal_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
++ tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
++ tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_m_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_sal_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
++ tie_t = (val << 27) >> 31;
++ insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_m_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_sargt_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
++ tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
++ tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_m_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_sargt_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ tie_t = (val << 27) >> 31;
++ insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_n_Slot_inst_get (const xtensa_insnbuf insn)
++Field_sas4_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
++ tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
+ return tie_t;
+ }
+
+ static void
+-Field_n_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_sas4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
++ tie_t = (val << 31) >> 31;
++ insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
+ }
+
+ static unsigned
+-Field_n_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_sas_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
++ tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
++ tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_n_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_sas_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ tie_t = (val << 27) >> 31;
++ insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
+ }
+
+ static unsigned
+-Field_offset_Slot_inst_get (const xtensa_insnbuf insn)
++Field_sr_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 18) | ((insn[0] << 8) >> 14);
++ tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_offset_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_sr_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 14) >> 14;
+- insn[0] = (insn[0] & ~0xffffc0) | (tie_t << 6);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ tie_t = (val << 24) >> 28;
++ insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+ }
+
+ static unsigned
+-Field_offset_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_sr_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
++ tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_offset_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_sr_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 14) >> 14;
+- insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ tie_t = (val << 24) >> 28;
++ insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+ }
+
+ static unsigned
+-Field_op0_Slot_inst_get (const xtensa_insnbuf insn)
++Field_sr_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
++ tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
+ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_op0_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_sr_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ tie_t = (val << 24) >> 28;
++ insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+ }
+
+ static unsigned
+-Field_op0_Slot_inst16a_get (const xtensa_insnbuf insn)
++Field_st_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_op0_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++Field_st_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
++ tie_t = (val << 24) >> 28;
++ insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+ }
+
+ static unsigned
+-Field_op0_Slot_inst16b_get (const xtensa_insnbuf insn)
++Field_st_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_op0_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++Field_st_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ tie_t = (val << 24) >> 28;
++ insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+ }
+
+ static unsigned
+-Field_op1_Slot_inst_get (const xtensa_insnbuf insn)
++Field_st_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_op1_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_st_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
++ insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ tie_t = (val << 24) >> 28;
++ insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+ }
+
+ static unsigned
+-Field_op1_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_thi3_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
++ tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
+ return tie_t;
+ }
+
+ static void
+-Field_op1_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_thi3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ tie_t = (val << 29) >> 29;
++ insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
+ }
+
+ static unsigned
+-Field_op2_Slot_inst_get (const xtensa_insnbuf insn)
++Field_imm4_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_op2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_imm4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
++ insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_op2_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_imm4_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_op2_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_imm4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_op2_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_imm4_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_op2_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_imm4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_r_Slot_inst_get (const xtensa_insnbuf insn)
++Field_mn_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
++ tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
++ tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
+ return tie_t;
+ }
+
+ static void
+-Field_r_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_mn_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ tie_t = (val << 30) >> 30;
++ insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
++ tie_t = (val << 28) >> 30;
++ insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
+ }
+
+ static unsigned
+-Field_r_Slot_inst16a_get (const xtensa_insnbuf insn)
++Field_i_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
++ tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
+ return tie_t;
+ }
+
+ static void
+-Field_r_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++Field_i_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ tie_t = (val << 31) >> 31;
++ insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
+ }
+
+ static unsigned
+-Field_r_Slot_inst16b_get (const xtensa_insnbuf insn)
++Field_i_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
++ tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
+ return tie_t;
+ }
+
+ static void
+-Field_r_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++Field_i_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ tie_t = (val << 31) >> 31;
++ insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
+ }
+
+ static unsigned
+-Field_r_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_imm6lo_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_r_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_imm6lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_r_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_imm6lo_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_r_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_imm6lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_r_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
++Field_imm6hi_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
+ return tie_t;
+ }
+
+ static void
+-Field_r_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
++Field_imm6hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
++ tie_t = (val << 30) >> 30;
++ insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_r_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
++Field_imm6hi_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
++ tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
+ return tie_t;
+ }
+
+ static void
+-Field_r_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
++Field_imm6hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ tie_t = (val << 30) >> 30;
++ insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_sa4_Slot_inst_get (const xtensa_insnbuf insn)
++Field_imm7lo_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_sa4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_imm7lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_sae4_Slot_inst_get (const xtensa_insnbuf insn)
++Field_imm7lo_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_sae4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_imm7lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
++ tie_t = (val << 28) >> 28;
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+ }
+
+ static unsigned
+-Field_sae4_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_imm7hi_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
++ tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
+ return tie_t;
+ }
+
+ static void
+-Field_sae4_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_imm7hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
++ tie_t = (val << 29) >> 29;
++ insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_sae_Slot_inst_get (const xtensa_insnbuf insn)
++Field_imm7hi_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
++ tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
+ return tie_t;
+ }
+
+ static void
+-Field_sae_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_imm7hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
++ tie_t = (val << 29) >> 29;
++ insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_sae_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_z_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
+ return tie_t;
+ }
+
+ static void
+-Field_sae_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_z_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
++ tie_t = (val << 31) >> 31;
++ insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
+ }
+
+ static unsigned
+-Field_sae_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_z_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 5) | ((insn[0] << 15) >> 27);
++ tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
+ return tie_t;
+ }
+
+ static void
+-Field_sae_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_z_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 27) >> 27;
+- insn[0] = (insn[0] & ~0x1f000) | (tie_t << 12);
++ tie_t = (val << 31) >> 31;
++ insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
+ }
+
+ static unsigned
+-Field_sal_Slot_inst_get (const xtensa_insnbuf insn)
++Field_imm6_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_sal_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_imm6_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ tie_t = (val << 26) >> 30;
++ insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_sal_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_imm6_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
++ tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
+ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_sal_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_imm6_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
++ tie_t = (val << 26) >> 30;
++ insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_sal_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_imm7_Slot_inst16a_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
++ tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
+ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_sal_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_imm7_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
++ tie_t = (val << 25) >> 29;
++ insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_sargt_Slot_inst_get (const xtensa_insnbuf insn)
++Field_imm7_Slot_inst16b_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
++ tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
++ tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+ return tie_t;
+ }
+
+ static void
+-Field_sargt_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++Field_imm7_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+ tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
++ insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
++ tie_t = (val << 25) >> 29;
++ insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
+ }
+
+ static unsigned
+-Field_sargt_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++Field_xt_wbr15_imm_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
++ tie_t = (tie_t << 15) | ((insn[0] << 8) >> 17);
+ return tie_t;
+ }
+
+ static void
+-Field_sargt_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++Field_xt_wbr15_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
++ tie_t = (val << 17) >> 17;
++ insn[0] = (insn[0] & ~0xfffe00) | (tie_t << 9);
+ }
+
+ static unsigned
+-Field_sargt_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
++Field_xt_wbr18_imm_Slot_inst_get (const xtensa_insnbuf insn)
+ {
+ unsigned tie_t = 0;
+- tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
++ tie_t = (tie_t << 18) | ((insn[0] << 8) >> 14);
+ return tie_t;
+ }
+
+ static void
+-Field_sargt_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
++Field_xt_wbr18_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+ {
+ uint32 tie_t;
+- tie_t = (val << 27) >> 27;
+- insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
++ tie_t = (val << 14) >> 14;
++ insn[0] = (insn[0] & ~0xffffc0) | (tie_t << 6);
+ }
+
+-static unsigned
+-Field_sargt_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
++static void
++Implicit_Field_set (xtensa_insnbuf insn ATTRIBUTE_UNUSED,
++ uint32 val ATTRIBUTE_UNUSED)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
+- return tie_t;
++ /* Do nothing. */
+ }
+
+-static void
+-Field_sargt_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
++static unsigned
++Implicit_Field_ar0_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+ {
+- uint32 tie_t;
+- tie_t = (val << 27) >> 27;
+- insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
++ return 0;
+ }
+
+ static unsigned
+-Field_sas4_Slot_inst_get (const xtensa_insnbuf insn)
++Implicit_Field_ar4_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
+- return tie_t;
++ return 4;
+ }
+
+-static void
+-Field_sas4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static unsigned
++Implicit_Field_ar8_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
++ return 8;
+ }
+
+ static unsigned
+-Field_sas_Slot_inst_get (const xtensa_insnbuf insn)
++Implicit_Field_ar12_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- return tie_t;
++ return 12;
+ }
+
+-static void
+-Field_sas_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++
++/* Functional units. */
++
++static xtensa_funcUnit_internal funcUnits[] = {
++
++};
++
++
++/* Register files. */
++
++static xtensa_regfile_internal regfiles[] = {
++ { "AR", "a", 0, 32, 32 }
++};
++
++
++/* Interfaces. */
++
++static xtensa_interface_internal interfaces[] = {
++
++};
++
++
++/* Constant tables. */
++
++/* constant table ai4c */
++static const unsigned CONST_TBL_ai4c_0[] = {
++ 0xffffffff,
++ 0x1,
++ 0x2,
++ 0x3,
++ 0x4,
++ 0x5,
++ 0x6,
++ 0x7,
++ 0x8,
++ 0x9,
++ 0xa,
++ 0xb,
++ 0xc,
++ 0xd,
++ 0xe,
++ 0xf,
++ 0
++};
++
++/* constant table b4c */
++static const unsigned CONST_TBL_b4c_0[] = {
++ 0xffffffff,
++ 0x1,
++ 0x2,
++ 0x3,
++ 0x4,
++ 0x5,
++ 0x6,
++ 0x7,
++ 0x8,
++ 0xa,
++ 0xc,
++ 0x10,
++ 0x20,
++ 0x40,
++ 0x80,
++ 0x100,
++ 0
++};
++
++/* constant table b4cu */
++static const unsigned CONST_TBL_b4cu_0[] = {
++ 0x8000,
++ 0x10000,
++ 0x2,
++ 0x3,
++ 0x4,
++ 0x5,
++ 0x6,
++ 0x7,
++ 0x8,
++ 0xa,
++ 0xc,
++ 0x10,
++ 0x20,
++ 0x40,
++ 0x80,
++ 0x100,
++ 0
++};
++
++
++/* Instruction operands. */
++
++static int
++Operand_soffsetx4_decode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
++ unsigned soffsetx4_0, offset_0;
++ offset_0 = *valp & 0x3ffff;
++ soffsetx4_0 = 0x4 + ((((int) offset_0 << 14) >> 14) << 2);
++ *valp = soffsetx4_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_sas_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++static int
++Operand_soffsetx4_encode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
+- return tie_t;
++ unsigned offset_0, soffsetx4_0;
++ soffsetx4_0 = *valp;
++ offset_0 = ((soffsetx4_0 - 0x4) >> 2) & 0x3ffff;
++ *valp = offset_0;
++ return 0;
+ }
+
+-static void
+-Field_sas_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_soffsetx4_ator (uint32 *valp, uint32 pc)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
++ *valp -= (pc & ~0x3);
++ return 0;
+ }
+
+-static unsigned
+-Field_sr_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_soffsetx4_rtoa (uint32 *valp, uint32 pc)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- return tie_t;
++ *valp += (pc & ~0x3);
++ return 0;
+ }
+
+-static void
+-Field_sr_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_uimm12x8_decode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+- tie_t = (val << 24) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ unsigned uimm12x8_0, imm12_0;
++ imm12_0 = *valp & 0xfff;
++ uimm12x8_0 = imm12_0 << 3;
++ *valp = uimm12x8_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_sr_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_uimm12x8_encode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- return tie_t;
++ unsigned imm12_0, uimm12x8_0;
++ uimm12x8_0 = *valp;
++ imm12_0 = ((uimm12x8_0 >> 3) & 0xfff);
++ *valp = imm12_0;
++ return 0;
+ }
+
+-static void
+-Field_sr_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_simm4_decode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+- tie_t = (val << 24) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ unsigned simm4_0, mn_0;
++ mn_0 = *valp & 0xf;
++ simm4_0 = ((int) mn_0 << 28) >> 28;
++ *valp = simm4_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_sr_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_simm4_encode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- return tie_t;
++ unsigned mn_0, simm4_0;
++ simm4_0 = *valp;
++ mn_0 = (simm4_0 & 0xf);
++ *valp = mn_0;
++ return 0;
+ }
+
+-static void
+-Field_sr_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_arr_decode (uint32 *valp ATTRIBUTE_UNUSED)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+- tie_t = (val << 24) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ return 0;
+ }
+
+-static unsigned
+-Field_st_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_arr_encode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
+- return tie_t;
++ int error;
++ error = (*valp & ~0xf) != 0;
++ return error;
+ }
+
+-static void
+-Field_st_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_ars_decode (uint32 *valp ATTRIBUTE_UNUSED)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+- tie_t = (val << 24) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ return 0;
+ }
+
+-static unsigned
+-Field_st_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_ars_encode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
+- return tie_t;
++ int error;
++ error = (*valp & ~0xf) != 0;
++ return error;
+ }
+
+-static void
+-Field_st_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_art_decode (uint32 *valp ATTRIBUTE_UNUSED)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+- tie_t = (val << 24) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
++ return 0;
+ }
+
+-static unsigned
+-Field_st_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_art_encode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
+- return tie_t;
++ int error;
++ error = (*valp & ~0xf) != 0;
++ return error;
+ }
+
+-static void
+-Field_st_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
+- tie_t = (val << 24) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+-}
+-
+-static unsigned
+-Field_thi3_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_ar0_decode (uint32 *valp ATTRIBUTE_UNUSED)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
+- return tie_t;
++ return 0;
+ }
+
+-static void
+-Field_thi3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_ar0_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
++ int error;
++ error = (*valp & ~0x1f) != 0;
++ return error;
+ }
+
+-static unsigned
+-Field_thi3_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
++static int
++Operand_ar4_decode (uint32 *valp ATTRIBUTE_UNUSED)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
+- return tie_t;
++ return 0;
+ }
+
+-static void
+-Field_thi3_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_ar4_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
++ int error;
++ error = (*valp & ~0x1f) != 0;
++ return error;
+ }
+
+-static unsigned
+-Field_imm4_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_ar8_decode (uint32 *valp ATTRIBUTE_UNUSED)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ return 0;
+ }
+
+-static void
+-Field_imm4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_ar8_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ int error;
++ error = (*valp & ~0x1f) != 0;
++ return error;
+ }
+
+-static unsigned
+-Field_imm4_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_ar12_decode (uint32 *valp ATTRIBUTE_UNUSED)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ return 0;
+ }
+
+-static void
+-Field_imm4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_ar12_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ int error;
++ error = (*valp & ~0x1f) != 0;
++ return error;
+ }
+
+-static unsigned
+-Field_imm4_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_ars_entry_decode (uint32 *valp ATTRIBUTE_UNUSED)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ return 0;
+ }
+
+-static void
+-Field_imm4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_ars_entry_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ int error;
++ error = (*valp & ~0x1f) != 0;
++ return error;
+ }
+
+-static unsigned
+-Field_mn_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_immrx4_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
+- tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
+- return tie_t;
++ unsigned immrx4_0, r_0;
++ r_0 = *valp & 0xf;
++ immrx4_0 = (((0xfffffff) << 4) | r_0) << 2;
++ *valp = immrx4_0;
++ return 0;
+ }
+
+-static void
+-Field_mn_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_immrx4_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
+- tie_t = (val << 28) >> 30;
+- insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
++ unsigned r_0, immrx4_0;
++ immrx4_0 = *valp;
++ r_0 = ((immrx4_0 >> 2) & 0xf);
++ *valp = r_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_i_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_lsi4x4_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- return tie_t;
++ unsigned lsi4x4_0, r_0;
++ r_0 = *valp & 0xf;
++ lsi4x4_0 = r_0 << 2;
++ *valp = lsi4x4_0;
++ return 0;
+ }
+
+-static void
+-Field_i_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_lsi4x4_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
++ unsigned r_0, lsi4x4_0;
++ lsi4x4_0 = *valp;
++ r_0 = ((lsi4x4_0 >> 2) & 0xf);
++ *valp = r_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_i_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_simm7_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- return tie_t;
++ unsigned simm7_0, imm7_0;
++ imm7_0 = *valp & 0x7f;
++ simm7_0 = ((((-((((imm7_0 >> 6) & 1)) & (((imm7_0 >> 5) & 1)))) & 0x1ffffff)) << 7) | imm7_0;
++ *valp = simm7_0;
++ return 0;
+ }
+
+-static void
+-Field_i_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_simm7_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
++ unsigned imm7_0, simm7_0;
++ simm7_0 = *valp;
++ imm7_0 = (simm7_0 & 0x7f);
++ *valp = imm7_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm6lo_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_uimm6_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ unsigned uimm6_0, imm6_0;
++ imm6_0 = *valp & 0x3f;
++ uimm6_0 = 0x4 + (((0) << 6) | imm6_0);
++ *valp = uimm6_0;
++ return 0;
+ }
+
+-static void
+-Field_imm6lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_uimm6_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ unsigned imm6_0, uimm6_0;
++ uimm6_0 = *valp;
++ imm6_0 = (uimm6_0 - 0x4) & 0x3f;
++ *valp = imm6_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm6lo_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_uimm6_ator (uint32 *valp, uint32 pc)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ *valp -= pc;
++ return 0;
+ }
+
+-static void
+-Field_imm6lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_uimm6_rtoa (uint32 *valp, uint32 pc)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ *valp += pc;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm6hi_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_ai4const_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
+- return tie_t;
++ unsigned ai4const_0, t_0;
++ t_0 = *valp & 0xf;
++ ai4const_0 = CONST_TBL_ai4c_0[t_0 & 0xf];
++ *valp = ai4const_0;
++ return 0;
+ }
+
+-static void
+-Field_imm6hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_ai4const_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
++ unsigned t_0, ai4const_0;
++ ai4const_0 = *valp;
++ switch (ai4const_0)
++ {
++ case 0xffffffff: t_0 = 0; break;
++ case 0x1: t_0 = 0x1; break;
++ case 0x2: t_0 = 0x2; break;
++ case 0x3: t_0 = 0x3; break;
++ case 0x4: t_0 = 0x4; break;
++ case 0x5: t_0 = 0x5; break;
++ case 0x6: t_0 = 0x6; break;
++ case 0x7: t_0 = 0x7; break;
++ case 0x8: t_0 = 0x8; break;
++ case 0x9: t_0 = 0x9; break;
++ case 0xa: t_0 = 0xa; break;
++ case 0xb: t_0 = 0xb; break;
++ case 0xc: t_0 = 0xc; break;
++ case 0xd: t_0 = 0xd; break;
++ case 0xe: t_0 = 0xe; break;
++ default: t_0 = 0xf; break;
++ }
++ *valp = t_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm6hi_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_b4const_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
+- return tie_t;
++ unsigned b4const_0, r_0;
++ r_0 = *valp & 0xf;
++ b4const_0 = CONST_TBL_b4c_0[r_0 & 0xf];
++ *valp = b4const_0;
++ return 0;
+ }
+
+-static void
+-Field_imm6hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_b4const_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
+-}
++ unsigned r_0, b4const_0;
++ b4const_0 = *valp;
++ switch (b4const_0)
++ {
++ case 0xffffffff: r_0 = 0; break;
++ case 0x1: r_0 = 0x1; break;
++ case 0x2: r_0 = 0x2; break;
++ case 0x3: r_0 = 0x3; break;
++ case 0x4: r_0 = 0x4; break;
++ case 0x5: r_0 = 0x5; break;
++ case 0x6: r_0 = 0x6; break;
++ case 0x7: r_0 = 0x7; break;
++ case 0x8: r_0 = 0x8; break;
++ case 0xa: r_0 = 0x9; break;
++ case 0xc: r_0 = 0xa; break;
++ case 0x10: r_0 = 0xb; break;
++ case 0x20: r_0 = 0xc; break;
++ case 0x40: r_0 = 0xd; break;
++ case 0x80: r_0 = 0xe; break;
++ default: r_0 = 0xf; break;
++ }
++ *valp = r_0;
++ return 0;
++}
+
+-static unsigned
+-Field_imm7lo_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_b4constu_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ unsigned b4constu_0, r_0;
++ r_0 = *valp & 0xf;
++ b4constu_0 = CONST_TBL_b4cu_0[r_0 & 0xf];
++ *valp = b4constu_0;
++ return 0;
+ }
+
+-static void
+-Field_imm7lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_b4constu_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ unsigned r_0, b4constu_0;
++ b4constu_0 = *valp;
++ switch (b4constu_0)
++ {
++ case 0x8000: r_0 = 0; break;
++ case 0x10000: r_0 = 0x1; break;
++ case 0x2: r_0 = 0x2; break;
++ case 0x3: r_0 = 0x3; break;
++ case 0x4: r_0 = 0x4; break;
++ case 0x5: r_0 = 0x5; break;
++ case 0x6: r_0 = 0x6; break;
++ case 0x7: r_0 = 0x7; break;
++ case 0x8: r_0 = 0x8; break;
++ case 0xa: r_0 = 0x9; break;
++ case 0xc: r_0 = 0xa; break;
++ case 0x10: r_0 = 0xb; break;
++ case 0x20: r_0 = 0xc; break;
++ case 0x40: r_0 = 0xd; break;
++ case 0x80: r_0 = 0xe; break;
++ default: r_0 = 0xf; break;
++ }
++ *valp = r_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm7lo_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_uimm8_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ unsigned uimm8_0, imm8_0;
++ imm8_0 = *valp & 0xff;
++ uimm8_0 = imm8_0;
++ *valp = uimm8_0;
++ return 0;
+ }
+
+-static void
+-Field_imm7lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_uimm8_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
++ unsigned imm8_0, uimm8_0;
++ uimm8_0 = *valp;
++ imm8_0 = (uimm8_0 & 0xff);
++ *valp = imm8_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm7hi_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_uimm8x2_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
+- return tie_t;
++ unsigned uimm8x2_0, imm8_0;
++ imm8_0 = *valp & 0xff;
++ uimm8x2_0 = imm8_0 << 1;
++ *valp = uimm8x2_0;
++ return 0;
+ }
+
+-static void
+-Field_imm7hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_uimm8x2_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
++ unsigned imm8_0, uimm8x2_0;
++ uimm8x2_0 = *valp;
++ imm8_0 = ((uimm8x2_0 >> 1) & 0xff);
++ *valp = imm8_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm7hi_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_uimm8x4_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
+- return tie_t;
++ unsigned uimm8x4_0, imm8_0;
++ imm8_0 = *valp & 0xff;
++ uimm8x4_0 = imm8_0 << 2;
++ *valp = uimm8x4_0;
++ return 0;
+ }
+
+-static void
+-Field_imm7hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_uimm8x4_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
++ unsigned imm8_0, uimm8x4_0;
++ uimm8x4_0 = *valp;
++ imm8_0 = ((uimm8x4_0 >> 2) & 0xff);
++ *valp = imm8_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_z_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_uimm4x16_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
+- return tie_t;
++ unsigned uimm4x16_0, op2_0;
++ op2_0 = *valp & 0xf;
++ uimm4x16_0 = op2_0 << 4;
++ *valp = uimm4x16_0;
++ return 0;
+ }
+
+-static void
+-Field_z_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_uimm4x16_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
++ unsigned op2_0, uimm4x16_0;
++ uimm4x16_0 = *valp;
++ op2_0 = ((uimm4x16_0 >> 4) & 0xf);
++ *valp = op2_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_z_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_simm8_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
+- return tie_t;
++ unsigned simm8_0, imm8_0;
++ imm8_0 = *valp & 0xff;
++ simm8_0 = ((int) imm8_0 << 24) >> 24;
++ *valp = simm8_0;
++ return 0;
+ }
+
+-static void
+-Field_z_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_simm8_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
++ unsigned imm8_0, simm8_0;
++ simm8_0 = *valp;
++ imm8_0 = (simm8_0 & 0xff);
++ *valp = imm8_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm6_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_simm8x256_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ unsigned simm8x256_0, imm8_0;
++ imm8_0 = *valp & 0xff;
++ simm8x256_0 = (((int) imm8_0 << 24) >> 24) << 8;
++ *valp = simm8x256_0;
++ return 0;
+ }
+
+-static void
+-Field_imm6_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_simm8x256_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+- tie_t = (val << 26) >> 30;
+- insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
++ unsigned imm8_0, simm8x256_0;
++ simm8x256_0 = *valp;
++ imm8_0 = ((simm8x256_0 >> 8) & 0xff);
++ *valp = imm8_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm6_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_simm12b_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ unsigned simm12b_0, imm12b_0;
++ imm12b_0 = *valp & 0xfff;
++ simm12b_0 = ((int) imm12b_0 << 20) >> 20;
++ *valp = simm12b_0;
++ return 0;
+ }
+
+-static void
+-Field_imm6_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_simm12b_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+- tie_t = (val << 26) >> 30;
+- insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
++ unsigned imm12b_0, simm12b_0;
++ simm12b_0 = *valp;
++ imm12b_0 = (simm12b_0 & 0xfff);
++ *valp = imm12b_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm7_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_msalp32_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++ unsigned msalp32_0, sal_0;
++ sal_0 = *valp & 0x1f;
++ msalp32_0 = 0x20 - sal_0;
++ *valp = msalp32_0;
++ return 0;
+ }
+
+-static void
+-Field_imm7_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_msalp32_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+- tie_t = (val << 25) >> 29;
+- insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
++ unsigned sal_0, msalp32_0;
++ msalp32_0 = *valp;
++ sal_0 = (0x20 - msalp32_0) & 0x1f;
++ *valp = sal_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm7_Slot_inst16b_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
++static int
++Operand_op2p1_decode (uint32 *valp)
++{
++ unsigned op2p1_0, op2_0;
++ op2_0 = *valp & 0xf;
++ op2p1_0 = op2_0 + 0x1;
++ *valp = op2p1_0;
++ return 0;
+ }
+
+-static void
+-Field_imm7_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_op2p1_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+- tie_t = (val << 25) >> 29;
+- insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
++ unsigned op2_0, op2p1_0;
++ op2p1_0 = *valp;
++ op2_0 = (op2p1_0 - 0x1) & 0xf;
++ *valp = op2_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_imm7_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
++static int
++Operand_label8_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 7) | ((insn[0] << 25) >> 25);
+- return tie_t;
++ unsigned label8_0, imm8_0;
++ imm8_0 = *valp & 0xff;
++ label8_0 = 0x4 + (((int) imm8_0 << 24) >> 24);
++ *valp = label8_0;
++ return 0;
+ }
+
+-static void
+-Field_imm7_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_label8_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 25) >> 25;
+- insn[0] = (insn[0] & ~0x7f) | (tie_t << 0);
++ unsigned imm8_0, label8_0;
++ label8_0 = *valp;
++ imm8_0 = (label8_0 - 0x4) & 0xff;
++ *valp = imm8_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_r3_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_label8_ator (uint32 *valp, uint32 pc)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
+- return tie_t;
++ *valp -= pc;
++ return 0;
+ }
+
+-static void
+-Field_r3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_label8_rtoa (uint32 *valp, uint32 pc)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
++ *valp += pc;
++ return 0;
+ }
+
+-static unsigned
+-Field_rbit2_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_ulabel8_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
+- return tie_t;
++ unsigned ulabel8_0, imm8_0;
++ imm8_0 = *valp & 0xff;
++ ulabel8_0 = 0x4 + (((0) << 8) | imm8_0);
++ *valp = ulabel8_0;
++ return 0;
+ }
+
+-static void
+-Field_rbit2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_ulabel8_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
++ unsigned imm8_0, ulabel8_0;
++ ulabel8_0 = *valp;
++ imm8_0 = (ulabel8_0 - 0x4) & 0xff;
++ *valp = imm8_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_rhi_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_ulabel8_ator (uint32 *valp, uint32 pc)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
+- return tie_t;
++ *valp -= pc;
++ return 0;
+ }
+
+-static void
+-Field_rhi_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_ulabel8_rtoa (uint32 *valp, uint32 pc)
+ {
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
++ *valp += pc;
++ return 0;
+ }
+
+-static unsigned
+-Field_t3_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_label12_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- return tie_t;
++ unsigned label12_0, imm12_0;
++ imm12_0 = *valp & 0xfff;
++ label12_0 = 0x4 + (((int) imm12_0 << 20) >> 20);
++ *valp = label12_0;
++ return 0;
+ }
+
+-static void
+-Field_t3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_label12_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
++ unsigned imm12_0, label12_0;
++ label12_0 = *valp;
++ imm12_0 = (label12_0 - 0x4) & 0xfff;
++ *valp = imm12_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_tbit2_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_label12_ator (uint32 *valp, uint32 pc)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
+- return tie_t;
++ *valp -= pc;
++ return 0;
+ }
+
+-static void
+-Field_tbit2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_label12_rtoa (uint32 *valp, uint32 pc)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
++ *valp += pc;
++ return 0;
+ }
+
+-static unsigned
+-Field_tlo_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_soffset_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
+- return tie_t;
++ unsigned soffset_0, offset_0;
++ offset_0 = *valp & 0x3ffff;
++ soffset_0 = 0x4 + (((int) offset_0 << 14) >> 14);
++ *valp = soffset_0;
++ return 0;
+ }
+
+-static void
+-Field_tlo_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_soffset_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
++ unsigned offset_0, soffset_0;
++ soffset_0 = *valp;
++ offset_0 = (soffset_0 - 0x4) & 0x3ffff;
++ *valp = offset_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_w_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_soffset_ator (uint32 *valp, uint32 pc)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
+- return tie_t;
++ *valp -= pc;
++ return 0;
+ }
+
+-static void
+-Field_w_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_soffset_rtoa (uint32 *valp, uint32 pc)
+ {
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
++ *valp += pc;
++ return 0;
+ }
+
+-static unsigned
+-Field_y_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_uimm16x4_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
+- return tie_t;
++ unsigned uimm16x4_0, imm16_0;
++ imm16_0 = *valp & 0xffff;
++ uimm16x4_0 = (((0xffff) << 16) | imm16_0) << 2;
++ *valp = uimm16x4_0;
++ return 0;
+ }
+
+-static void
+-Field_y_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_uimm16x4_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
++ unsigned imm16_0, uimm16x4_0;
++ uimm16x4_0 = *valp;
++ imm16_0 = (uimm16x4_0 >> 2) & 0xffff;
++ *valp = imm16_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_x_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_uimm16x4_ator (uint32 *valp, uint32 pc)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
+- return tie_t;
++ *valp -= ((pc + 3) & ~0x3);
++ return 0;
+ }
+
+-static void
+-Field_x_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_uimm16x4_rtoa (uint32 *valp, uint32 pc)
+ {
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
++ *valp += ((pc + 3) & ~0x3);
++ return 0;
+ }
+
+-static unsigned
+-Field_t2_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_immt_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
+- return tie_t;
++ unsigned immt_0, t_0;
++ t_0 = *valp & 0xf;
++ immt_0 = t_0;
++ *valp = immt_0;
++ return 0;
+ }
+
+-static void
+-Field_t2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_immt_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
++ unsigned t_0, immt_0;
++ immt_0 = *valp;
++ t_0 = immt_0 & 0xf;
++ *valp = t_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_t2_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_imms_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
+- return tie_t;
++ unsigned imms_0, s_0;
++ s_0 = *valp & 0xf;
++ imms_0 = s_0;
++ *valp = imms_0;
++ return 0;
+ }
+
+-static void
+-Field_t2_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_imms_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
++ unsigned s_0, imms_0;
++ imms_0 = *valp;
++ s_0 = imms_0 & 0xf;
++ *valp = s_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_t2_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_tp7_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
+- return tie_t;
++ unsigned tp7_0, t_0;
++ t_0 = *valp & 0xf;
++ tp7_0 = t_0 + 0x7;
++ *valp = tp7_0;
++ return 0;
+ }
+
+-static void
+-Field_t2_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_tp7_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
++ unsigned t_0, tp7_0;
++ tp7_0 = *valp;
++ t_0 = (tp7_0 - 0x7) & 0xf;
++ *valp = t_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_s2_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_xt_wbr15_label_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
+- return tie_t;
++ unsigned xt_wbr15_label_0, xt_wbr15_imm_0;
++ xt_wbr15_imm_0 = *valp & 0x7fff;
++ xt_wbr15_label_0 = 0x4 + (((int) xt_wbr15_imm_0 << 17) >> 17);
++ *valp = xt_wbr15_label_0;
++ return 0;
+ }
+
+-static void
+-Field_s2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_xt_wbr15_label_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
++ unsigned xt_wbr15_imm_0, xt_wbr15_label_0;
++ xt_wbr15_label_0 = *valp;
++ xt_wbr15_imm_0 = (xt_wbr15_label_0 - 0x4) & 0x7fff;
++ *valp = xt_wbr15_imm_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_s2_Slot_inst16a_get (const xtensa_insnbuf insn)
++static int
++Operand_xt_wbr15_label_ator (uint32 *valp, uint32 pc)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
+- return tie_t;
++ *valp -= pc;
++ return 0;
+ }
+
+-static void
+-Field_s2_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_xt_wbr15_label_rtoa (uint32 *valp, uint32 pc)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
++ *valp += pc;
++ return 0;
+ }
+
+-static unsigned
+-Field_s2_Slot_inst16b_get (const xtensa_insnbuf insn)
++static int
++Operand_xt_wbr18_label_decode (uint32 *valp)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
+- return tie_t;
++ unsigned xt_wbr18_label_0, xt_wbr18_imm_0;
++ xt_wbr18_imm_0 = *valp & 0x3ffff;
++ xt_wbr18_label_0 = 0x4 + (((int) xt_wbr18_imm_0 << 14) >> 14);
++ *valp = xt_wbr18_label_0;
++ return 0;
+ }
+
+-static void
+-Field_s2_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_xt_wbr18_label_encode (uint32 *valp)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
++ unsigned xt_wbr18_imm_0, xt_wbr18_label_0;
++ xt_wbr18_label_0 = *valp;
++ xt_wbr18_imm_0 = (xt_wbr18_label_0 - 0x4) & 0x3ffff;
++ *valp = xt_wbr18_imm_0;
++ return 0;
+ }
+
+-static unsigned
+-Field_r2_Slot_inst_get (const xtensa_insnbuf insn)
++static int
++Operand_xt_wbr18_label_ator (uint32 *valp, uint32 pc)
+ {
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
+- return tie_t;
++ *valp -= pc;
++ return 0;
+ }
+
+-static void
+-Field_r2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
++static int
++Operand_xt_wbr18_label_rtoa (uint32 *valp, uint32 pc)
+ {
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
++ *valp += pc;
++ return 0;
+ }
+
+-static unsigned
+-Field_r2_Slot_inst16a_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
+- return tie_t;
+-}
++static xtensa_operand_internal operands[] = {
++ { "soffsetx4", 10, -1, 0,
++ XTENSA_OPERAND_IS_PCRELATIVE,
++ Operand_soffsetx4_encode, Operand_soffsetx4_decode,
++ Operand_soffsetx4_ator, Operand_soffsetx4_rtoa },
++ { "uimm12x8", 3, -1, 0,
++ 0,
++ Operand_uimm12x8_encode, Operand_uimm12x8_decode,
++ 0, 0 },
++ { "simm4", 26, -1, 0,
++ 0,
++ Operand_simm4_encode, Operand_simm4_decode,
++ 0, 0 },
++ { "arr", 14, 0, 1,
++ XTENSA_OPERAND_IS_REGISTER,
++ Operand_arr_encode, Operand_arr_decode,
++ 0, 0 },
++ { "ars", 5, 0, 1,
++ XTENSA_OPERAND_IS_REGISTER,
++ Operand_ars_encode, Operand_ars_decode,
++ 0, 0 },
++ { "*ars_invisible", 5, 0, 1,
++ XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
++ Operand_ars_encode, Operand_ars_decode,
++ 0, 0 },
++ { "art", 0, 0, 1,
++ XTENSA_OPERAND_IS_REGISTER,
++ Operand_art_encode, Operand_art_decode,
++ 0, 0 },
++ { "ar0", 37, 0, 1,
++ XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
++ Operand_ar0_encode, Operand_ar0_decode,
++ 0, 0 },
++ { "ar4", 38, 0, 1,
++ XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
++ Operand_ar4_encode, Operand_ar4_decode,
++ 0, 0 },
++ { "ar8", 39, 0, 1,
++ XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
++ Operand_ar8_encode, Operand_ar8_decode,
++ 0, 0 },
++ { "ar12", 40, 0, 1,
++ XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
++ Operand_ar12_encode, Operand_ar12_decode,
++ 0, 0 },
++ { "ars_entry", 5, 0, 1,
++ XTENSA_OPERAND_IS_REGISTER,
++ Operand_ars_entry_encode, Operand_ars_entry_decode,
++ 0, 0 },
++ { "immrx4", 14, -1, 0,
++ 0,
++ Operand_immrx4_encode, Operand_immrx4_decode,
++ 0, 0 },
++ { "lsi4x4", 14, -1, 0,
++ 0,
++ Operand_lsi4x4_encode, Operand_lsi4x4_decode,
++ 0, 0 },
++ { "simm7", 34, -1, 0,
++ 0,
++ Operand_simm7_encode, Operand_simm7_decode,
++ 0, 0 },
++ { "uimm6", 33, -1, 0,
++ XTENSA_OPERAND_IS_PCRELATIVE,
++ Operand_uimm6_encode, Operand_uimm6_decode,
++ Operand_uimm6_ator, Operand_uimm6_rtoa },
++ { "ai4const", 0, -1, 0,
++ 0,
++ Operand_ai4const_encode, Operand_ai4const_decode,
++ 0, 0 },
++ { "b4const", 14, -1, 0,
++ 0,
++ Operand_b4const_encode, Operand_b4const_decode,
++ 0, 0 },
++ { "b4constu", 14, -1, 0,
++ 0,
++ Operand_b4constu_encode, Operand_b4constu_decode,
++ 0, 0 },
++ { "uimm8", 4, -1, 0,
++ 0,
++ Operand_uimm8_encode, Operand_uimm8_decode,
++ 0, 0 },
++ { "uimm8x2", 4, -1, 0,
++ 0,
++ Operand_uimm8x2_encode, Operand_uimm8x2_decode,
++ 0, 0 },
++ { "uimm8x4", 4, -1, 0,
++ 0,
++ Operand_uimm8x4_encode, Operand_uimm8x4_decode,
++ 0, 0 },
++ { "uimm4x16", 13, -1, 0,
++ 0,
++ Operand_uimm4x16_encode, Operand_uimm4x16_decode,
++ 0, 0 },
++ { "simm8", 4, -1, 0,
++ 0,
++ Operand_simm8_encode, Operand_simm8_decode,
++ 0, 0 },
++ { "simm8x256", 4, -1, 0,
++ 0,
++ Operand_simm8x256_encode, Operand_simm8x256_decode,
++ 0, 0 },
++ { "simm12b", 6, -1, 0,
++ 0,
++ Operand_simm12b_encode, Operand_simm12b_decode,
++ 0, 0 },
++ { "msalp32", 18, -1, 0,
++ 0,
++ Operand_msalp32_encode, Operand_msalp32_decode,
++ 0, 0 },
++ { "op2p1", 13, -1, 0,
++ 0,
++ Operand_op2p1_encode, Operand_op2p1_decode,
++ 0, 0 },
++ { "label8", 4, -1, 0,
++ XTENSA_OPERAND_IS_PCRELATIVE,
++ Operand_label8_encode, Operand_label8_decode,
++ Operand_label8_ator, Operand_label8_rtoa },
++ { "ulabel8", 4, -1, 0,
++ XTENSA_OPERAND_IS_PCRELATIVE,
++ Operand_ulabel8_encode, Operand_ulabel8_decode,
++ Operand_ulabel8_ator, Operand_ulabel8_rtoa },
++ { "label12", 3, -1, 0,
++ XTENSA_OPERAND_IS_PCRELATIVE,
++ Operand_label12_encode, Operand_label12_decode,
++ Operand_label12_ator, Operand_label12_rtoa },
++ { "soffset", 10, -1, 0,
++ XTENSA_OPERAND_IS_PCRELATIVE,
++ Operand_soffset_encode, Operand_soffset_decode,
++ Operand_soffset_ator, Operand_soffset_rtoa },
++ { "uimm16x4", 7, -1, 0,
++ XTENSA_OPERAND_IS_PCRELATIVE,
++ Operand_uimm16x4_encode, Operand_uimm16x4_decode,
++ Operand_uimm16x4_ator, Operand_uimm16x4_rtoa },
++ { "immt", 0, -1, 0,
++ 0,
++ Operand_immt_encode, Operand_immt_decode,
++ 0, 0 },
++ { "imms", 5, -1, 0,
++ 0,
++ Operand_imms_encode, Operand_imms_decode,
++ 0, 0 },
++ { "tp7", 0, -1, 0,
++ 0,
++ Operand_tp7_encode, Operand_tp7_decode,
++ 0, 0 },
++ { "xt_wbr15_label", 35, -1, 0,
++ XTENSA_OPERAND_IS_PCRELATIVE,
++ Operand_xt_wbr15_label_encode, Operand_xt_wbr15_label_decode,
++ Operand_xt_wbr15_label_ator, Operand_xt_wbr15_label_rtoa },
++ { "xt_wbr18_label", 36, -1, 0,
++ XTENSA_OPERAND_IS_PCRELATIVE,
++ Operand_xt_wbr18_label_encode, Operand_xt_wbr18_label_decode,
++ Operand_xt_wbr18_label_ator, Operand_xt_wbr18_label_rtoa },
++ { "t", 0, -1, 0, 0, 0, 0, 0, 0 },
++ { "bbi4", 1, -1, 0, 0, 0, 0, 0, 0 },
++ { "bbi", 2, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm12", 3, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm8", 4, -1, 0, 0, 0, 0, 0, 0 },
++ { "s", 5, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm12b", 6, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm16", 7, -1, 0, 0, 0, 0, 0, 0 },
++ { "m", 8, -1, 0, 0, 0, 0, 0, 0 },
++ { "n", 9, -1, 0, 0, 0, 0, 0, 0 },
++ { "offset", 10, -1, 0, 0, 0, 0, 0, 0 },
++ { "op0", 11, -1, 0, 0, 0, 0, 0, 0 },
++ { "op1", 12, -1, 0, 0, 0, 0, 0, 0 },
++ { "op2", 13, -1, 0, 0, 0, 0, 0, 0 },
++ { "r", 14, -1, 0, 0, 0, 0, 0, 0 },
++ { "sa4", 15, -1, 0, 0, 0, 0, 0, 0 },
++ { "sae4", 16, -1, 0, 0, 0, 0, 0, 0 },
++ { "sae", 17, -1, 0, 0, 0, 0, 0, 0 },
++ { "sal", 18, -1, 0, 0, 0, 0, 0, 0 },
++ { "sargt", 19, -1, 0, 0, 0, 0, 0, 0 },
++ { "sas4", 20, -1, 0, 0, 0, 0, 0, 0 },
++ { "sas", 21, -1, 0, 0, 0, 0, 0, 0 },
++ { "sr", 22, -1, 0, 0, 0, 0, 0, 0 },
++ { "st", 23, -1, 0, 0, 0, 0, 0, 0 },
++ { "thi3", 24, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm4", 25, -1, 0, 0, 0, 0, 0, 0 },
++ { "mn", 26, -1, 0, 0, 0, 0, 0, 0 },
++ { "i", 27, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm6lo", 28, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm6hi", 29, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm7lo", 30, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm7hi", 31, -1, 0, 0, 0, 0, 0, 0 },
++ { "z", 32, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm6", 33, -1, 0, 0, 0, 0, 0, 0 },
++ { "imm7", 34, -1, 0, 0, 0, 0, 0, 0 },
++ { "xt_wbr15_imm", 35, -1, 0, 0, 0, 0, 0, 0 },
++ { "xt_wbr18_imm", 36, -1, 0, 0, 0, 0, 0, 0 }
++};
+
+-static void
+-Field_r2_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
+-}
++
++/* Iclass table. */
+
+-static unsigned
+-Field_r2_Slot_inst16b_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rfe_stateArgs[] = {
++ { { STATE_PSEXCM }, 'o' },
++ { { STATE_EPC1 }, 'i' }
++};
+
+-static void
+-Field_r2_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rfde_stateArgs[] = {
++ { { STATE_DEPC }, 'i' }
++};
+
+-static unsigned
+-Field_t4_Slot_inst_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_call12_args[] = {
++ { { 0 /* soffsetx4 */ }, 'i' },
++ { { 10 /* ar12 */ }, 'o' }
++};
+
+-static void
+-Field_t4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_call12_stateArgs[] = {
++ { { STATE_PSCALLINC }, 'o' }
++};
+
+-static unsigned
+-Field_t4_Slot_inst16a_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_call8_args[] = {
++ { { 0 /* soffsetx4 */ }, 'i' },
++ { { 9 /* ar8 */ }, 'o' }
++};
+
+-static void
+-Field_t4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_call8_stateArgs[] = {
++ { { STATE_PSCALLINC }, 'o' }
++};
+
+-static unsigned
+-Field_t4_Slot_inst16b_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_call4_args[] = {
++ { { 0 /* soffsetx4 */ }, 'i' },
++ { { 8 /* ar4 */ }, 'o' }
++};
+
+-static void
+-Field_t4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_call4_stateArgs[] = {
++ { { STATE_PSCALLINC }, 'o' }
++};
+
+-static unsigned
+-Field_s4_Slot_inst_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_callx12_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 10 /* ar12 */ }, 'o' }
++};
+
+-static void
+-Field_s4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_callx12_stateArgs[] = {
++ { { STATE_PSCALLINC }, 'o' }
++};
+
+-static unsigned
+-Field_s4_Slot_inst16a_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_callx8_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 9 /* ar8 */ }, 'o' }
++};
+
+-static void
+-Field_s4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_callx8_stateArgs[] = {
++ { { STATE_PSCALLINC }, 'o' }
++};
+
+-static unsigned
+-Field_s4_Slot_inst16b_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_callx4_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 8 /* ar4 */ }, 'o' }
++};
+
+-static void
+-Field_s4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_callx4_stateArgs[] = {
++ { { STATE_PSCALLINC }, 'o' }
++};
+
+-static unsigned
+-Field_r4_Slot_inst_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_entry_args[] = {
++ { { 11 /* ars_entry */ }, 's' },
++ { { 4 /* ars */ }, 'i' },
++ { { 1 /* uimm12x8 */ }, 'i' }
++};
+
+-static void
+-Field_r4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_entry_stateArgs[] = {
++ { { STATE_PSCALLINC }, 'i' },
++ { { STATE_PSEXCM }, 'i' },
++ { { STATE_PSWOE }, 'i' },
++ { { STATE_WindowBase }, 'm' },
++ { { STATE_WindowStart }, 'm' }
++};
+
+-static unsigned
+-Field_r4_Slot_inst16a_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_movsp_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' }
++};
+
+-static void
+-Field_r4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_movsp_stateArgs[] = {
++ { { STATE_WindowBase }, 'i' },
++ { { STATE_WindowStart }, 'i' }
++};
+
+-static unsigned
+-Field_r4_Slot_inst16b_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rotw_args[] = {
++ { { 2 /* simm4 */ }, 'i' }
++};
+
+-static void
+-Field_r4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rotw_stateArgs[] = {
++ { { STATE_WindowBase }, 'm' }
++};
+
+-static unsigned
+-Field_t8_Slot_inst_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_retw_args[] = {
++ { { 5 /* *ars_invisible */ }, 'i' }
++};
+
+-static void
+-Field_t8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_retw_stateArgs[] = {
++ { { STATE_WindowBase }, 'm' },
++ { { STATE_WindowStart }, 'm' },
++ { { STATE_PSEXCM }, 'i' },
++ { { STATE_PSWOE }, 'i' }
++};
+
+-static unsigned
+-Field_t8_Slot_inst16a_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rfwou_stateArgs[] = {
++ { { STATE_EPC1 }, 'i' },
++ { { STATE_PSEXCM }, 'o' },
++ { { STATE_WindowBase }, 'm' },
++ { { STATE_WindowStart }, 'm' },
++ { { STATE_PSOWB }, 'i' }
++};
+
+-static void
+-Field_t8_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_l32e_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 12 /* immrx4 */ }, 'i' }
++};
+
+-static unsigned
+-Field_t8_Slot_inst16b_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_s32e_args[] = {
++ { { 6 /* art */ }, 'i' },
++ { { 4 /* ars */ }, 'i' },
++ { { 12 /* immrx4 */ }, 'i' }
++};
+
+-static void
+-Field_t8_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Field_s8_Slot_inst_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_stateArgs[] = {
++ { { STATE_WindowBase }, 'i' }
++};
+
+-static void
+-Field_s8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_s8_Slot_inst16a_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
+- return tie_t;
+-}
+-
+-static void
+-Field_s8_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_stateArgs[] = {
++ { { STATE_WindowBase }, 'o' }
++};
+
+-static unsigned
+-Field_s8_Slot_inst16b_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static void
+-Field_s8_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_stateArgs[] = {
++ { { STATE_WindowBase }, 'm' }
++};
+
+-static unsigned
+-Field_r8_Slot_inst_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static void
+-Field_r8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_stateArgs[] = {
++ { { STATE_WindowStart }, 'i' }
++};
+
+-static unsigned
+-Field_r8_Slot_inst16a_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_r8_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_stateArgs[] = {
++ { { STATE_WindowStart }, 'o' }
++};
+
+-static unsigned
+-Field_r8_Slot_inst16b_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static void
+-Field_r8_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_stateArgs[] = {
++ { { STATE_WindowStart }, 'm' }
++};
+
+-static unsigned
+-Field_xt_wbr15_imm_Slot_inst_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 15) | ((insn[0] << 8) >> 17);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_add_n_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_xt_wbr15_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 17) >> 17;
+- insn[0] = (insn[0] & ~0xfffe00) | (tie_t << 9);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_addi_n_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 16 /* ai4const */ }, 'i' }
++};
+
+-static unsigned
+-Field_xt_wbr18_imm_Slot_inst_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 18) | ((insn[0] << 8) >> 14);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_bz6_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 15 /* uimm6 */ }, 'i' }
++};
+
+-static void
+-Field_xt_wbr18_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 14) >> 14;
+- insn[0] = (insn[0] & ~0xffffc0) | (tie_t << 6);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_loadi4_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 13 /* lsi4x4 */ }, 'i' }
++};
+
+-static unsigned
+-Field_xt_wbr18_imm_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 18) | ((insn[0] << 6) >> 14);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_mov_n_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' }
++};
+
+-static void
+-Field_xt_wbr18_imm_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 14) >> 14;
+- insn[0] = (insn[0] & ~0x3ffff00) | (tie_t << 8);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_movi_n_args[] = {
++ { { 4 /* ars */ }, 'o' },
++ { { 14 /* simm7 */ }, 'i' }
++};
+
+-static unsigned
+-Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_retn_args[] = {
++ { { 5 /* *ars_invisible */ }, 'i' }
++};
+
+-static void
+-Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_storei4_args[] = {
++ { { 6 /* art */ }, 'i' },
++ { { 4 /* ars */ }, 'i' },
++ { { 13 /* lsi4x4 */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld7_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_rur_threadptr_args[] = {
++ { { 3 /* arr */ }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld7_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
+-}
++static xtensa_arg_internal Iclass_rur_threadptr_stateArgs[] = {
++ { { STATE_THREADPTR }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld8_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_wur_threadptr_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld8_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
+-}
++static xtensa_arg_internal Iclass_wur_threadptr_stateArgs[] = {
++ { { STATE_THREADPTR }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld9_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_addi_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 23 /* simm8 */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld9_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_addmi_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 24 /* simm8x256 */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld11_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_addsub_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld11_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_bit_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld49xt_flix64_slot0_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_bsi8_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 17 /* b4const */ }, 'i' },
++ { { 28 /* label8 */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld49xt_flix64_slot0_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+- tie_t = (val << 24) >> 28;
+- insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_bsi8b_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 40 /* bbi */ }, 'i' },
++ { { 28 /* label8 */ }, 'i' }
++};
+
+-static unsigned
+-Field_op0_s4_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_bsi8u_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 18 /* b4constu */ }, 'i' },
++ { { 28 /* label8 */ }, 'i' }
++};
+
+-static void
+-Field_op0_s4_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_bst8_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 6 /* art */ }, 'i' },
++ { { 28 /* label8 */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld16_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_bsz12_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 30 /* label12 */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld16_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_call0_args[] = {
++ { { 0 /* soffsetx4 */ }, 'i' },
++ { { 7 /* ar0 */ }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld19xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 14) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_callx0_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 7 /* ar0 */ }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld19xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x20000) | (tie_t << 17);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_exti_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 6 /* art */ }, 'i' },
++ { { 55 /* sae */ }, 'i' },
++ { { 27 /* op2p1 */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld20xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_jump_args[] = {
++ { { 31 /* soffset */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld20xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_jumpx_args[] = {
++ { { 4 /* ars */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld21xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 5) | ((insn[0] << 14) >> 27);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_l16ui_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 20 /* uimm8x2 */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld21xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 27) >> 27;
+- insn[0] = (insn[0] & ~0x3e000) | (tie_t << 13);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_l16si_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 20 /* uimm8x2 */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld22xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_l32i_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 21 /* uimm8x4 */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld22xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 26) >> 26;
+- insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_l32r_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 32 /* uimm16x4 */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld23xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
+- tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_l32r_stateArgs[] = {
++ { { STATE_LITBADDR }, 'i' },
++ { { STATE_LITBEN }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld23xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
+- tie_t = (val << 23) >> 26;
+- insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_l8i_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 19 /* uimm8 */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld25xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
+- tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_loop_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 29 /* ulabel8 */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld25xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
+- tie_t = (val << 23) >> 26;
+- insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_loop_stateArgs[] = {
++ { { STATE_LBEG }, 'o' },
++ { { STATE_LEND }, 'o' },
++ { { STATE_LCOUNT }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld26xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
+- tie_t = (tie_t << 2) | ((insn[0] << 25) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_loopz_args[] = {
++ { { 4 /* ars */ }, 'i' },
++ { { 29 /* ulabel8 */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld26xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x60) | (tie_t << 5);
+- tie_t = (val << 24) >> 26;
+- insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_loopz_stateArgs[] = {
++ { { STATE_LBEG }, 'o' },
++ { { STATE_LEND }, 'o' },
++ { { STATE_LCOUNT }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld28xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
+- tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_movi_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 25 /* simm12b */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld28xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
+- tie_t = (val << 25) >> 26;
+- insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_movz_args[] = {
++ { { 3 /* arr */ }, 'm' },
++ { { 4 /* ars */ }, 'i' },
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld30xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
+- tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_neg_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld30xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
+- tie_t = (val << 24) >> 26;
+- insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_return_args[] = {
++ { { 5 /* *ars_invisible */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld32xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
+- tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_s16i_args[] = {
++ { { 6 /* art */ }, 'i' },
++ { { 4 /* ars */ }, 'i' },
++ { { 20 /* uimm8x2 */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld32xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
+- tie_t = (val << 24) >> 26;
+- insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_s32i_args[] = {
++ { { 6 /* art */ }, 'i' },
++ { { 4 /* ars */ }, 'i' },
++ { { 21 /* uimm8x4 */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld33xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
+- tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_s8i_args[] = {
++ { { 6 /* art */ }, 'i' },
++ { { 4 /* ars */ }, 'i' },
++ { { 19 /* uimm8 */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld33xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
+- tie_t = (val << 25) >> 26;
+- insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_sar_args[] = {
++ { { 4 /* ars */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld35xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_sar_stateArgs[] = {
++ { { STATE_SAR }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld35xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_sari_args[] = {
++ { { 59 /* sas */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld51xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_sari_stateArgs[] = {
++ { { STATE_SAR }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld51xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_shifts_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 4 /* ars */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld52xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_shifts_stateArgs[] = {
++ { { STATE_SAR }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld52xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_shiftst_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_shiftst_stateArgs[] = {
++ { { STATE_SAR }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_shiftt_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld54xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 5) | ((insn[0] << 20) >> 27);
+- tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_shiftt_stateArgs[] = {
++ { { STATE_SAR }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld54xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 26) >> 26;
+- insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
+- tie_t = (val << 21) >> 27;
+- insn[0] = (insn[0] & ~0xf80) | (tie_t << 7);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_slli_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 4 /* ars */ }, 'i' },
++ { { 26 /* msalp32 */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld57xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_srai_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 6 /* art */ }, 'i' },
++ { { 57 /* sargt */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld57xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_srli_args[] = {
++ { { 3 /* arr */ }, 'o' },
++ { { 6 /* art */ }, 'i' },
++ { { 43 /* s */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld58xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
+- tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_sync_stateArgs[] = {
++ { { STATE_XTSYNC }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld58xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
+- tie_t = (val << 29) >> 30;
+- insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsil_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 43 /* s */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld60xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsil_stateArgs[] = {
++ { { STATE_PSWOE }, 'i' },
++ { { STATE_PSCALLINC }, 'i' },
++ { { STATE_PSOWB }, 'i' },
++ { { STATE_PSUM }, 'i' },
++ { { STATE_PSEXCM }, 'i' },
++ { { STATE_PSINTLEVEL }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld60xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 27) >> 27;
+- insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
+- tie_t = (val << 26) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld62xt_flix64_slot1_Slot_xt_flix64_slot1_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_stateArgs[] = {
++ { { STATE_LEND }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld62xt_flix64_slot1_Slot_xt_flix64_slot1_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_op0_s5_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_stateArgs[] = {
++ { { STATE_LEND }, 'o' }
++};
+
+-static void
+-Field_op0_s5_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld36xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_stateArgs[] = {
++ { { STATE_LEND }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld36xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld37xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_stateArgs[] = {
++ { { STATE_LCOUNT }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld37xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
+- tie_t = (val << 30) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld39xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_LCOUNT }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld39xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
+- tie_t = (val << 30) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
+- tie_t = (val << 29) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld41xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
+- tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_LCOUNT }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld41xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
+- tie_t = (val << 30) >> 31;
+- insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
+- tie_t = (val << 29) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld42xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_stateArgs[] = {
++ { { STATE_LBEG }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld42xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
+- tie_t = (val << 28) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld44xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_stateArgs[] = {
++ { { STATE_LBEG }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld44xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
+- tie_t = (val << 28) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld45xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_stateArgs[] = {
++ { { STATE_LBEG }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld45xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
+- tie_t = (val << 29) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld47xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
+- tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_stateArgs[] = {
++ { { STATE_SAR }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld47xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
+- tie_t = (val << 30) >> 31;
+- insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld63xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 2) | ((insn[0] << 25) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_stateArgs[] = {
++ { { STATE_SAR }, 'o' },
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld63xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x60) | (tie_t << 5);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_stateArgs[] = {
++ { { STATE_SAR }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld65xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
+- tie_t = (tie_t << 2) | ((insn[0] << 25) >> 30);
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_stateArgs[] = {
++ { { STATE_LITBADDR }, 'i' },
++ { { STATE_LITBEN }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld65xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 26) >> 30;
+- insn[0] = (insn[0] & ~0x60) | (tie_t << 5);
+- tie_t = (val << 22) >> 28;
+- insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld66xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
+- tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_stateArgs[] = {
++ { { STATE_LITBADDR }, 'o' },
++ { { STATE_LITBEN }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld66xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
+- tie_t = (val << 30) >> 31;
+- insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld68xt_flix64_slot2_Slot_xt_flix64_slot2_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
+- tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_stateArgs[] = {
++ { { STATE_LITBADDR }, 'm' },
++ { { STATE_LITBEN }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld68xt_flix64_slot2_Slot_xt_flix64_slot2_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 30) >> 30;
+- insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
+- tie_t = (val << 29) >> 31;
+- insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_176_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Field_op0_s6_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 5) | ((insn[0] << 0) >> 27);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_208_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static void
+-Field_op0_s6_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 27) >> 27;
+- insn[0] = (insn[0] & ~0xf8000000) | (tie_t << 27);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld70xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_stateArgs[] = {
++ { { STATE_PSWOE }, 'i' },
++ { { STATE_PSCALLINC }, 'i' },
++ { { STATE_PSOWB }, 'i' },
++ { { STATE_PSUM }, 'i' },
++ { { STATE_PSEXCM }, 'i' },
++ { { STATE_PSINTLEVEL }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld70xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 24) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_stateArgs[] = {
++ { { STATE_PSWOE }, 'o' },
++ { { STATE_PSCALLINC }, 'o' },
++ { { STATE_PSOWB }, 'o' },
++ { { STATE_PSUM }, 'o' },
++ { { STATE_PSEXCM }, 'o' },
++ { { STATE_PSINTLEVEL }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 29) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld72xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_stateArgs[] = {
++ { { STATE_PSWOE }, 'm' },
++ { { STATE_PSCALLINC }, 'm' },
++ { { STATE_PSOWB }, 'm' },
++ { { STATE_PSUM }, 'm' },
++ { { STATE_PSEXCM }, 'm' },
++ { { STATE_PSINTLEVEL }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld72xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 24) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld73xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+- return tie_t;
+-}
+-
+-static void
+-Field_combined3e2c5767_fld73xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 24) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_stateArgs[] = {
++ { { STATE_EPC1 }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld74xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld74xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
+- tie_t = (val << 27) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 24) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_stateArgs[] = {
++ { { STATE_EPC1 }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld75xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld75xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_stateArgs[] = {
++ { { STATE_EPC1 }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld76xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld76xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_stateArgs[] = {
++ { { STATE_EXCSAVE1 }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld77xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld77xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_stateArgs[] = {
++ { { STATE_EXCSAVE1 }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld78xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld78xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_stateArgs[] = {
++ { { STATE_EXCSAVE1 }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld79xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld79xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_stateArgs[] = {
++ { { STATE_EPC2 }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld80xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld80xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_stateArgs[] = {
++ { { STATE_EPC2 }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld81xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld81xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_stateArgs[] = {
++ { { STATE_EPC2 }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld82xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld82xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_stateArgs[] = {
++ { { STATE_EXCSAVE2 }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld83xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld83xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_stateArgs[] = {
++ { { STATE_EXCSAVE2 }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld84xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld84xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_stateArgs[] = {
++ { { STATE_EXCSAVE2 }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld85xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld85xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_stateArgs[] = {
++ { { STATE_EPC3 }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld86xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld86xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_stateArgs[] = {
++ { { STATE_EPC3 }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld87xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld87xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_stateArgs[] = {
++ { { STATE_EPC3 }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld88xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld88xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_stateArgs[] = {
++ { { STATE_EXCSAVE3 }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld89xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld89xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_stateArgs[] = {
++ { { STATE_EXCSAVE3 }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld90xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld90xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_stateArgs[] = {
++ { { STATE_EXCSAVE3 }, 'm' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld91xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static void
+-Field_combined3e2c5767_fld91xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_stateArgs[] = {
++ { { STATE_EPC4 }, 'i' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld92xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 1) | ((insn[0] << 5) >> 31);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static void
+-Field_combined3e2c5767_fld92xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 31) >> 31;
+- insn[0] = (insn[0] & ~0x4000000) | (tie_t << 26);
+- tie_t = (val << 28) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_stateArgs[] = {
++ { { STATE_EPC4 }, 'o' }
++};
+
+-static unsigned
+-Field_combined3e2c5767_fld93xt_flix64_slot3_Slot_xt_flix64_slot3_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 3) | ((insn[1] << 29) >> 29);
+- tie_t = (tie_t << 27) | ((insn[0] << 5) >> 5);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static void
+-Field_combined3e2c5767_fld93xt_flix64_slot3_Slot_xt_flix64_slot3_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 5) >> 5;
+- insn[0] = (insn[0] & ~0x7ffffff) | (tie_t << 0);
+- tie_t = (val << 2) >> 29;
+- insn[1] = (insn[1] & ~0x7) | (tie_t << 0);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_stateArgs[] = {
++ { { STATE_EPC4 }, 'm' }
++};
+
+-static unsigned
+-Field_op0_xt_flix64_slot0_Slot_xt_flix64_slot0_get (const xtensa_insnbuf insn)
+-{
+- unsigned tie_t = 0;
+- tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
+- return tie_t;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static void
+-Field_op0_xt_flix64_slot0_Slot_xt_flix64_slot0_set (xtensa_insnbuf insn, uint32 val)
+-{
+- uint32 tie_t;
+- tie_t = (val << 28) >> 28;
+- insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_stateArgs[] = {
++ { { STATE_EXCSAVE4 }, 'i' }
++};
+
+-static void
+-Implicit_Field_set (xtensa_insnbuf insn ATTRIBUTE_UNUSED,
+- uint32 val ATTRIBUTE_UNUSED)
+-{
+- /* Do nothing. */
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Implicit_Field_ar0_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_stateArgs[] = {
++ { { STATE_EXCSAVE4 }, 'o' }
++};
+
+-static unsigned
+-Implicit_Field_ar4_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 4;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static unsigned
+-Implicit_Field_ar8_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 8;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_stateArgs[] = {
++ { { STATE_EXCSAVE4 }, 'm' }
++};
+
+-static unsigned
+-Implicit_Field_ar12_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 12;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Implicit_Field_mr0_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_stateArgs[] = {
++ { { STATE_EPC5 }, 'i' }
++};
+
+-static unsigned
+-Implicit_Field_mr1_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 1;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static unsigned
+-Implicit_Field_mr2_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 2;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_stateArgs[] = {
++ { { STATE_EPC5 }, 'o' }
++};
+
+-static unsigned
+-Implicit_Field_mr3_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 3;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static unsigned
+-Implicit_Field_bt16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_stateArgs[] = {
++ { { STATE_EPC5 }, 'm' }
++};
+
+-static unsigned
+-Implicit_Field_bs16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static unsigned
+-Implicit_Field_br16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_stateArgs[] = {
++ { { STATE_EXCSAVE5 }, 'i' }
++};
+
+-static unsigned
+-Implicit_Field_brall_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-
+-/* Functional units. */
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_stateArgs[] = {
++ { { STATE_EXCSAVE5 }, 'o' }
++};
+
+-static xtensa_funcUnit_internal funcUnits[] = {
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_stateArgs[] = {
++ { { STATE_EXCSAVE5 }, 'm' }
+ };
+
+-
+-/* Register files. */
++static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static xtensa_regfile_internal regfiles[] = {
+- { "AR", "a", 0, 32, 64 },
+- { "MR", "m", 1, 32, 4 },
+- { "BR", "b", 2, 1, 16 },
+- { "FR", "f", 3, 32, 16 },
+- { "BR2", "b", 2, 2, 8 },
+- { "BR4", "b", 2, 4, 4 },
+- { "BR8", "b", 2, 8, 2 },
+- { "BR16", "b", 2, 16, 1 }
++static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_stateArgs[] = {
++ { { STATE_EPS2 }, 'i' }
+ };
+
+-
+-/* Interfaces. */
++static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static xtensa_interface_internal interfaces[] = {
++static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_stateArgs[] = {
++ { { STATE_EPS2 }, 'o' }
++};
+
++static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_args[] = {
++ { { 6 /* art */ }, 'm' }
+ };
+
+-
+-/* Constant tables. */
++static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_stateArgs[] = {
++ { { STATE_EPS2 }, 'm' }
++};
+
+-/* constant table ai4c */
+-static const unsigned CONST_TBL_ai4c_0[] = {
+- 0xffffffff,
+- 0x1,
+- 0x2,
+- 0x3,
+- 0x4,
+- 0x5,
+- 0x6,
+- 0x7,
+- 0x8,
+- 0x9,
+- 0xa,
+- 0xb,
+- 0xc,
+- 0xd,
+- 0xe,
+- 0xf,
+- 0
++static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_args[] = {
++ { { 6 /* art */ }, 'o' }
+ };
+
+-/* constant table b4c */
+-static const unsigned CONST_TBL_b4c_0[] = {
+- 0xffffffff,
+- 0x1,
+- 0x2,
+- 0x3,
+- 0x4,
+- 0x5,
+- 0x6,
+- 0x7,
+- 0x8,
+- 0xa,
+- 0xc,
+- 0x10,
+- 0x20,
+- 0x40,
+- 0x80,
+- 0x100,
+- 0
++static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_stateArgs[] = {
++ { { STATE_EPS3 }, 'i' }
+ };
+
+-/* constant table b4cu */
+-static const unsigned CONST_TBL_b4cu_0[] = {
+- 0x8000,
+- 0x10000,
+- 0x2,
+- 0x3,
+- 0x4,
+- 0x5,
+- 0x6,
+- 0x7,
+- 0x8,
+- 0xa,
+- 0xc,
+- 0x10,
+- 0x20,
+- 0x40,
+- 0x80,
+- 0x100,
+- 0
++static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_args[] = {
++ { { 6 /* art */ }, 'i' }
+ };
+
+-
+-/* Instruction operands. */
+-
+-static int
+-Operand_soffsetx4_decode (uint32 *valp)
+-{
+- unsigned soffsetx4_0, offset_0;
+- offset_0 = *valp & 0x3ffff;
+- soffsetx4_0 = 0x4 + ((((int) offset_0 << 14) >> 14) << 2);
+- *valp = soffsetx4_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_stateArgs[] = {
++ { { STATE_EPS3 }, 'o' }
++};
+
+-static int
+-Operand_soffsetx4_encode (uint32 *valp)
+-{
+- unsigned offset_0, soffsetx4_0;
+- soffsetx4_0 = *valp;
+- offset_0 = ((soffsetx4_0 - 0x4) >> 2) & 0x3ffff;
+- *valp = offset_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_soffsetx4_ator (uint32 *valp, uint32 pc)
+-{
+- *valp -= (pc & ~0x3);
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_stateArgs[] = {
++ { { STATE_EPS3 }, 'm' }
++};
+
+-static int
+-Operand_soffsetx4_rtoa (uint32 *valp, uint32 pc)
+-{
+- *valp += (pc & ~0x3);
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_uimm12x8_decode (uint32 *valp)
+-{
+- unsigned uimm12x8_0, imm12_0;
+- imm12_0 = *valp & 0xfff;
+- uimm12x8_0 = imm12_0 << 3;
+- *valp = uimm12x8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_stateArgs[] = {
++ { { STATE_EPS4 }, 'i' }
++};
+
+-static int
+-Operand_uimm12x8_encode (uint32 *valp)
+-{
+- unsigned imm12_0, uimm12x8_0;
+- uimm12x8_0 = *valp;
+- imm12_0 = ((uimm12x8_0 >> 3) & 0xfff);
+- *valp = imm12_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_simm4_decode (uint32 *valp)
+-{
+- unsigned simm4_0, mn_0;
+- mn_0 = *valp & 0xf;
+- simm4_0 = ((int) mn_0 << 28) >> 28;
+- *valp = simm4_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_stateArgs[] = {
++ { { STATE_EPS4 }, 'o' }
++};
+
+-static int
+-Operand_simm4_encode (uint32 *valp)
+-{
+- unsigned mn_0, simm4_0;
+- simm4_0 = *valp;
+- mn_0 = (simm4_0 & 0xf);
+- *valp = mn_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_arr_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_stateArgs[] = {
++ { { STATE_EPS4 }, 'm' }
++};
+
+-static int
+-Operand_arr_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0xf) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_ars_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_stateArgs[] = {
++ { { STATE_EPS5 }, 'i' }
++};
+
+-static int
+-Operand_ars_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0xf) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_art_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_stateArgs[] = {
++ { { STATE_EPS5 }, 'o' }
++};
+
+-static int
+-Operand_art_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0xf) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_ar0_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_stateArgs[] = {
++ { { STATE_EPS5 }, 'm' }
++};
+
+-static int
+-Operand_ar0_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3f) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_ar4_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_stateArgs[] = {
++ { { STATE_EXCVADDR }, 'i' }
++};
+
+-static int
+-Operand_ar4_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3f) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_ar8_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_stateArgs[] = {
++ { { STATE_EXCVADDR }, 'o' }
++};
+
+-static int
+-Operand_ar8_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3f) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_ar12_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_stateArgs[] = {
++ { { STATE_EXCVADDR }, 'm' }
++};
+
+-static int
+-Operand_ar12_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3f) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_ars_entry_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_stateArgs[] = {
++ { { STATE_DEPC }, 'i' }
++};
+
+-static int
+-Operand_ars_entry_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3f) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_immrx4_decode (uint32 *valp)
+-{
+- unsigned immrx4_0, r_0;
+- r_0 = *valp & 0xf;
+- immrx4_0 = (((0xfffffff) << 4) | r_0) << 2;
+- *valp = immrx4_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_stateArgs[] = {
++ { { STATE_DEPC }, 'o' }
++};
+
+-static int
+-Operand_immrx4_encode (uint32 *valp)
+-{
+- unsigned r_0, immrx4_0;
+- immrx4_0 = *valp;
+- r_0 = ((immrx4_0 >> 2) & 0xf);
+- *valp = r_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_lsi4x4_decode (uint32 *valp)
+-{
+- unsigned lsi4x4_0, r_0;
+- r_0 = *valp & 0xf;
+- lsi4x4_0 = r_0 << 2;
+- *valp = lsi4x4_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_stateArgs[] = {
++ { { STATE_DEPC }, 'm' }
++};
+
+-static int
+-Operand_lsi4x4_encode (uint32 *valp)
+-{
+- unsigned r_0, lsi4x4_0;
+- lsi4x4_0 = *valp;
+- r_0 = ((lsi4x4_0 >> 2) & 0xf);
+- *valp = r_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_simm7_decode (uint32 *valp)
+-{
+- unsigned simm7_0, imm7_0;
+- imm7_0 = *valp & 0x7f;
+- simm7_0 = ((((-((((imm7_0 >> 6) & 1)) & (((imm7_0 >> 5) & 1)))) & 0x1ffffff)) << 7) | imm7_0;
+- *valp = simm7_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_stateArgs[] = {
++ { { STATE_EXCCAUSE }, 'i' },
++ { { STATE_XTSYNC }, 'i' }
++};
+
+-static int
+-Operand_simm7_encode (uint32 *valp)
+-{
+- unsigned imm7_0, simm7_0;
+- simm7_0 = *valp;
+- imm7_0 = (simm7_0 & 0x7f);
+- *valp = imm7_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_uimm6_decode (uint32 *valp)
+-{
+- unsigned uimm6_0, imm6_0;
+- imm6_0 = *valp & 0x3f;
+- uimm6_0 = 0x4 + (((0) << 6) | imm6_0);
+- *valp = uimm6_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_stateArgs[] = {
++ { { STATE_EXCCAUSE }, 'o' }
++};
+
+-static int
+-Operand_uimm6_encode (uint32 *valp)
+-{
+- unsigned imm6_0, uimm6_0;
+- uimm6_0 = *valp;
+- imm6_0 = (uimm6_0 - 0x4) & 0x3f;
+- *valp = imm6_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_uimm6_ator (uint32 *valp, uint32 pc)
+-{
+- *valp -= pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_stateArgs[] = {
++ { { STATE_EXCCAUSE }, 'm' }
++};
+
+-static int
+-Operand_uimm6_rtoa (uint32 *valp, uint32 pc)
+-{
+- *valp += pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_ai4const_decode (uint32 *valp)
+-{
+- unsigned ai4const_0, t_0;
+- t_0 = *valp & 0xf;
+- ai4const_0 = CONST_TBL_ai4c_0[t_0 & 0xf];
+- *valp = ai4const_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_stateArgs[] = {
++ { { STATE_MISC0 }, 'i' }
++};
+
+-static int
+-Operand_ai4const_encode (uint32 *valp)
+-{
+- unsigned t_0, ai4const_0;
+- ai4const_0 = *valp;
+- switch (ai4const_0)
+- {
+- case 0xffffffff: t_0 = 0; break;
+- case 0x1: t_0 = 0x1; break;
+- case 0x2: t_0 = 0x2; break;
+- case 0x3: t_0 = 0x3; break;
+- case 0x4: t_0 = 0x4; break;
+- case 0x5: t_0 = 0x5; break;
+- case 0x6: t_0 = 0x6; break;
+- case 0x7: t_0 = 0x7; break;
+- case 0x8: t_0 = 0x8; break;
+- case 0x9: t_0 = 0x9; break;
+- case 0xa: t_0 = 0xa; break;
+- case 0xb: t_0 = 0xb; break;
+- case 0xc: t_0 = 0xc; break;
+- case 0xd: t_0 = 0xd; break;
+- case 0xe: t_0 = 0xe; break;
+- default: t_0 = 0xf; break;
+- }
+- *valp = t_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_b4const_decode (uint32 *valp)
+-{
+- unsigned b4const_0, r_0;
+- r_0 = *valp & 0xf;
+- b4const_0 = CONST_TBL_b4c_0[r_0 & 0xf];
+- *valp = b4const_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_stateArgs[] = {
++ { { STATE_MISC0 }, 'o' }
++};
+
+-static int
+-Operand_b4const_encode (uint32 *valp)
+-{
+- unsigned r_0, b4const_0;
+- b4const_0 = *valp;
+- switch (b4const_0)
+- {
+- case 0xffffffff: r_0 = 0; break;
+- case 0x1: r_0 = 0x1; break;
+- case 0x2: r_0 = 0x2; break;
+- case 0x3: r_0 = 0x3; break;
+- case 0x4: r_0 = 0x4; break;
+- case 0x5: r_0 = 0x5; break;
+- case 0x6: r_0 = 0x6; break;
+- case 0x7: r_0 = 0x7; break;
+- case 0x8: r_0 = 0x8; break;
+- case 0xa: r_0 = 0x9; break;
+- case 0xc: r_0 = 0xa; break;
+- case 0x10: r_0 = 0xb; break;
+- case 0x20: r_0 = 0xc; break;
+- case 0x40: r_0 = 0xd; break;
+- case 0x80: r_0 = 0xe; break;
+- default: r_0 = 0xf; break;
+- }
+- *valp = r_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_b4constu_decode (uint32 *valp)
+-{
+- unsigned b4constu_0, r_0;
+- r_0 = *valp & 0xf;
+- b4constu_0 = CONST_TBL_b4cu_0[r_0 & 0xf];
+- *valp = b4constu_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_stateArgs[] = {
++ { { STATE_MISC0 }, 'm' }
++};
+
+-static int
+-Operand_b4constu_encode (uint32 *valp)
+-{
+- unsigned r_0, b4constu_0;
+- b4constu_0 = *valp;
+- switch (b4constu_0)
+- {
+- case 0x8000: r_0 = 0; break;
+- case 0x10000: r_0 = 0x1; break;
+- case 0x2: r_0 = 0x2; break;
+- case 0x3: r_0 = 0x3; break;
+- case 0x4: r_0 = 0x4; break;
+- case 0x5: r_0 = 0x5; break;
+- case 0x6: r_0 = 0x6; break;
+- case 0x7: r_0 = 0x7; break;
+- case 0x8: r_0 = 0x8; break;
+- case 0xa: r_0 = 0x9; break;
+- case 0xc: r_0 = 0xa; break;
+- case 0x10: r_0 = 0xb; break;
+- case 0x20: r_0 = 0xc; break;
+- case 0x40: r_0 = 0xd; break;
+- case 0x80: r_0 = 0xe; break;
+- default: r_0 = 0xf; break;
+- }
+- *valp = r_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_uimm8_decode (uint32 *valp)
+-{
+- unsigned uimm8_0, imm8_0;
+- imm8_0 = *valp & 0xff;
+- uimm8_0 = imm8_0;
+- *valp = uimm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_stateArgs[] = {
++ { { STATE_MISC1 }, 'i' }
++};
+
+-static int
+-Operand_uimm8_encode (uint32 *valp)
+-{
+- unsigned imm8_0, uimm8_0;
+- uimm8_0 = *valp;
+- imm8_0 = (uimm8_0 & 0xff);
+- *valp = imm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_uimm8x2_decode (uint32 *valp)
+-{
+- unsigned uimm8x2_0, imm8_0;
+- imm8_0 = *valp & 0xff;
+- uimm8x2_0 = imm8_0 << 1;
+- *valp = uimm8x2_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_stateArgs[] = {
++ { { STATE_MISC1 }, 'o' }
++};
+
+-static int
+-Operand_uimm8x2_encode (uint32 *valp)
+-{
+- unsigned imm8_0, uimm8x2_0;
+- uimm8x2_0 = *valp;
+- imm8_0 = ((uimm8x2_0 >> 1) & 0xff);
+- *valp = imm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_uimm8x4_decode (uint32 *valp)
+-{
+- unsigned uimm8x4_0, imm8_0;
+- imm8_0 = *valp & 0xff;
+- uimm8x4_0 = imm8_0 << 2;
+- *valp = uimm8x4_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_stateArgs[] = {
++ { { STATE_MISC1 }, 'm' }
++};
+
+-static int
+-Operand_uimm8x4_encode (uint32 *valp)
+-{
+- unsigned imm8_0, uimm8x4_0;
+- uimm8x4_0 = *valp;
+- imm8_0 = ((uimm8x4_0 >> 2) & 0xff);
+- *valp = imm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_uimm4x16_decode (uint32 *valp)
+-{
+- unsigned uimm4x16_0, op2_0;
+- op2_0 = *valp & 0xf;
+- uimm4x16_0 = op2_0 << 4;
+- *valp = uimm4x16_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_uimm4x16_encode (uint32 *valp)
+-{
+- unsigned op2_0, uimm4x16_0;
+- uimm4x16_0 = *valp;
+- op2_0 = ((uimm4x16_0 >> 4) & 0xf);
+- *valp = op2_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_stateArgs[] = {
++ { { STATE_VECBASE }, 'i' }
++};
+
+-static int
+-Operand_simm8_decode (uint32 *valp)
+-{
+- unsigned simm8_0, imm8_0;
+- imm8_0 = *valp & 0xff;
+- simm8_0 = ((int) imm8_0 << 24) >> 24;
+- *valp = simm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_simm8_encode (uint32 *valp)
+-{
+- unsigned imm8_0, simm8_0;
+- simm8_0 = *valp;
+- imm8_0 = (simm8_0 & 0xff);
+- *valp = imm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_stateArgs[] = {
++ { { STATE_VECBASE }, 'o' }
++};
+
+-static int
+-Operand_simm8x256_decode (uint32 *valp)
+-{
+- unsigned simm8x256_0, imm8_0;
+- imm8_0 = *valp & 0xff;
+- simm8x256_0 = (((int) imm8_0 << 24) >> 24) << 8;
+- *valp = simm8x256_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_simm8x256_encode (uint32 *valp)
+-{
+- unsigned imm8_0, simm8x256_0;
+- simm8x256_0 = *valp;
+- imm8_0 = ((simm8x256_0 >> 8) & 0xff);
+- *valp = imm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_stateArgs[] = {
++ { { STATE_VECBASE }, 'm' }
++};
+
+-static int
+-Operand_simm12b_decode (uint32 *valp)
+-{
+- unsigned simm12b_0, imm12b_0;
+- imm12b_0 = *valp & 0xfff;
+- simm12b_0 = ((int) imm12b_0 << 20) >> 20;
+- *valp = simm12b_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rfi_args[] = {
++ { { 43 /* s */ }, 'i' }
++};
+
+-static int
+-Operand_simm12b_encode (uint32 *valp)
+-{
+- unsigned imm12b_0, simm12b_0;
+- simm12b_0 = *valp;
+- imm12b_0 = (simm12b_0 & 0xfff);
+- *valp = imm12b_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rfi_stateArgs[] = {
++ { { STATE_PSWOE }, 'o' },
++ { { STATE_PSCALLINC }, 'o' },
++ { { STATE_PSOWB }, 'o' },
++ { { STATE_PSUM }, 'o' },
++ { { STATE_PSEXCM }, 'o' },
++ { { STATE_PSINTLEVEL }, 'o' },
++ { { STATE_EPC1 }, 'i' },
++ { { STATE_EPC2 }, 'i' },
++ { { STATE_EPC3 }, 'i' },
++ { { STATE_EPC4 }, 'i' },
++ { { STATE_EPC5 }, 'i' },
++ { { STATE_EPS2 }, 'i' },
++ { { STATE_EPS3 }, 'i' },
++ { { STATE_EPS4 }, 'i' },
++ { { STATE_EPS5 }, 'i' },
++ { { STATE_InOCDMode }, 'm' }
++};
+
+-static int
+-Operand_msalp32_decode (uint32 *valp)
+-{
+- unsigned msalp32_0, sal_0;
+- sal_0 = *valp & 0x1f;
+- msalp32_0 = 0x20 - sal_0;
+- *valp = msalp32_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wait_args[] = {
++ { { 43 /* s */ }, 'i' }
++};
+
+-static int
+-Operand_msalp32_encode (uint32 *valp)
+-{
+- unsigned sal_0, msalp32_0;
+- msalp32_0 = *valp;
+- sal_0 = (0x20 - msalp32_0) & 0x1f;
+- *valp = sal_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wait_stateArgs[] = {
++ { { STATE_PSINTLEVEL }, 'o' }
++};
+
+-static int
+-Operand_op2p1_decode (uint32 *valp)
+-{
+- unsigned op2p1_0, op2_0;
+- op2_0 = *valp & 0xf;
+- op2p1_0 = op2_0 + 0x1;
+- *valp = op2p1_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_op2p1_encode (uint32 *valp)
+-{
+- unsigned op2_0, op2p1_0;
+- op2p1_0 = *valp;
+- op2_0 = (op2p1_0 - 0x1) & 0xf;
+- *valp = op2_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_stateArgs[] = {
++ { { STATE_INTERRUPT }, 'i' }
++};
+
+-static int
+-Operand_label8_decode (uint32 *valp)
+-{
+- unsigned label8_0, imm8_0;
+- imm8_0 = *valp & 0xff;
+- label8_0 = 0x4 + (((int) imm8_0 << 24) >> 24);
+- *valp = label8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_label8_encode (uint32 *valp)
+-{
+- unsigned imm8_0, label8_0;
+- label8_0 = *valp;
+- imm8_0 = (label8_0 - 0x4) & 0xff;
+- *valp = imm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_INTERRUPT }, 'm' }
++};
+
+-static int
+-Operand_label8_ator (uint32 *valp, uint32 pc)
+-{
+- *valp -= pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_label8_rtoa (uint32 *valp, uint32 pc)
+-{
+- *valp += pc;
+- return 0;
+-}
+-
+-static int
+-Operand_ulabel8_decode (uint32 *valp)
+-{
+- unsigned ulabel8_0, imm8_0;
+- imm8_0 = *valp & 0xff;
+- ulabel8_0 = 0x4 + (((0) << 8) | imm8_0);
+- *valp = ulabel8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_INTERRUPT }, 'm' }
++};
+
+-static int
+-Operand_ulabel8_encode (uint32 *valp)
+-{
+- unsigned imm8_0, ulabel8_0;
+- ulabel8_0 = *valp;
+- imm8_0 = (ulabel8_0 - 0x4) & 0xff;
+- *valp = imm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_ulabel8_ator (uint32 *valp, uint32 pc)
+-{
+- *valp -= pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_stateArgs[] = {
++ { { STATE_INTENABLE }, 'i' }
++};
+
+-static int
+-Operand_ulabel8_rtoa (uint32 *valp, uint32 pc)
+-{
+- *valp += pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_label12_decode (uint32 *valp)
+-{
+- unsigned label12_0, imm12_0;
+- imm12_0 = *valp & 0xfff;
+- label12_0 = 0x4 + (((int) imm12_0 << 20) >> 20);
+- *valp = label12_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_stateArgs[] = {
++ { { STATE_INTENABLE }, 'o' }
++};
+
+-static int
+-Operand_label12_encode (uint32 *valp)
+-{
+- unsigned imm12_0, label12_0;
+- label12_0 = *valp;
+- imm12_0 = (label12_0 - 0x4) & 0xfff;
+- *valp = imm12_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_label12_ator (uint32 *valp, uint32 pc)
+-{
+- *valp -= pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_stateArgs[] = {
++ { { STATE_INTENABLE }, 'm' }
++};
+
+-static int
+-Operand_label12_rtoa (uint32 *valp, uint32 pc)
+-{
+- *valp += pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_break_args[] = {
++ { { 34 /* imms */ }, 'i' },
++ { { 33 /* immt */ }, 'i' }
++};
+
+-static int
+-Operand_soffset_decode (uint32 *valp)
+-{
+- unsigned soffset_0, offset_0;
+- offset_0 = *valp & 0x3ffff;
+- soffset_0 = 0x4 + (((int) offset_0 << 14) >> 14);
+- *valp = soffset_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_break_stateArgs[] = {
++ { { STATE_PSEXCM }, 'i' },
++ { { STATE_PSINTLEVEL }, 'i' }
++};
+
+-static int
+-Operand_soffset_encode (uint32 *valp)
+-{
+- unsigned offset_0, soffset_0;
+- soffset_0 = *valp;
+- offset_0 = (soffset_0 - 0x4) & 0x3ffff;
+- *valp = offset_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_break_n_args[] = {
++ { { 34 /* imms */ }, 'i' }
++};
+
+-static int
+-Operand_soffset_ator (uint32 *valp, uint32 pc)
+-{
+- *valp -= pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_break_n_stateArgs[] = {
++ { { STATE_PSEXCM }, 'i' },
++ { { STATE_PSINTLEVEL }, 'i' }
++};
+
+-static int
+-Operand_soffset_rtoa (uint32 *valp, uint32 pc)
+-{
+- *valp += pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_uimm16x4_decode (uint32 *valp)
+-{
+- unsigned uimm16x4_0, imm16_0;
+- imm16_0 = *valp & 0xffff;
+- uimm16x4_0 = (((0xffff) << 16) | imm16_0) << 2;
+- *valp = uimm16x4_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_stateArgs[] = {
++ { { STATE_DBREAKA0 }, 'i' }
++};
+
+-static int
+-Operand_uimm16x4_encode (uint32 *valp)
+-{
+- unsigned imm16_0, uimm16x4_0;
+- uimm16x4_0 = *valp;
+- imm16_0 = (uimm16x4_0 >> 2) & 0xffff;
+- *valp = imm16_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_uimm16x4_ator (uint32 *valp, uint32 pc)
+-{
+- *valp -= ((pc + 3) & ~0x3);
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_stateArgs[] = {
++ { { STATE_DBREAKA0 }, 'o' },
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static int
+-Operand_uimm16x4_rtoa (uint32 *valp, uint32 pc)
+-{
+- *valp += ((pc + 3) & ~0x3);
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_mx_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_stateArgs[] = {
++ { { STATE_DBREAKA0 }, 'm' },
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static int
+-Operand_mx_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_my_decode (uint32 *valp)
+-{
+- *valp += 2;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_stateArgs[] = {
++ { { STATE_DBREAKC0 }, 'i' }
++};
+
+-static int
+-Operand_my_encode (uint32 *valp)
+-{
+- int error;
+- error = ((*valp & ~0x3) != 0) || ((*valp & 0x2) == 0);
+- *valp = *valp & 1;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_mw_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_stateArgs[] = {
++ { { STATE_DBREAKC0 }, 'o' },
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static int
+-Operand_mw_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_mr0_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_stateArgs[] = {
++ { { STATE_DBREAKC0 }, 'm' },
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static int
+-Operand_mr0_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_mr1_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_stateArgs[] = {
++ { { STATE_DBREAKA1 }, 'i' }
++};
+
+-static int
+-Operand_mr1_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_mr2_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
+-
+-static int
+-Operand_mr2_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_stateArgs[] = {
++ { { STATE_DBREAKA1 }, 'o' },
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static int
+-Operand_mr3_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_mr3_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0x3) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_stateArgs[] = {
++ { { STATE_DBREAKA1 }, 'm' },
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static int
+-Operand_immt_decode (uint32 *valp)
+-{
+- unsigned immt_0, t_0;
+- t_0 = *valp & 0xf;
+- immt_0 = t_0;
+- *valp = immt_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_immt_encode (uint32 *valp)
+-{
+- unsigned t_0, immt_0;
+- immt_0 = *valp;
+- t_0 = immt_0 & 0xf;
+- *valp = t_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_stateArgs[] = {
++ { { STATE_DBREAKC1 }, 'i' }
++};
+
+-static int
+-Operand_imms_decode (uint32 *valp)
+-{
+- unsigned imms_0, s_0;
+- s_0 = *valp & 0xf;
+- imms_0 = s_0;
+- *valp = imms_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_imms_encode (uint32 *valp)
+-{
+- unsigned s_0, imms_0;
+- imms_0 = *valp;
+- s_0 = imms_0 & 0xf;
+- *valp = s_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_stateArgs[] = {
++ { { STATE_DBREAKC1 }, 'o' },
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static int
+-Operand_bt_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_bt_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0xf) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_stateArgs[] = {
++ { { STATE_DBREAKC1 }, 'm' },
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static int
+-Operand_bs_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_bs_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0xf) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_stateArgs[] = {
++ { { STATE_IBREAKA0 }, 'i' }
++};
+
+-static int
+-Operand_br_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_br_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0xf) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_stateArgs[] = {
++ { { STATE_IBREAKA0 }, 'o' }
++};
+
+-static int
+-Operand_bt2_decode (uint32 *valp)
+-{
+- *valp = *valp << 1;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_bt2_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0x7 << 1)) != 0;
+- *valp = *valp >> 1;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_stateArgs[] = {
++ { { STATE_IBREAKA0 }, 'm' }
++};
+
+-static int
+-Operand_bs2_decode (uint32 *valp)
+-{
+- *valp = *valp << 1;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_bs2_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0x7 << 1)) != 0;
+- *valp = *valp >> 1;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_stateArgs[] = {
++ { { STATE_IBREAKA1 }, 'i' }
++};
+
+-static int
+-Operand_br2_decode (uint32 *valp)
+-{
+- *valp = *valp << 1;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_br2_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0x7 << 1)) != 0;
+- *valp = *valp >> 1;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_stateArgs[] = {
++ { { STATE_IBREAKA1 }, 'o' }
++};
+
+-static int
+-Operand_bt4_decode (uint32 *valp)
+-{
+- *valp = *valp << 2;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_bt4_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0x3 << 2)) != 0;
+- *valp = *valp >> 2;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_stateArgs[] = {
++ { { STATE_IBREAKA1 }, 'm' }
++};
+
+-static int
+-Operand_bs4_decode (uint32 *valp)
+-{
+- *valp = *valp << 2;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_bs4_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0x3 << 2)) != 0;
+- *valp = *valp >> 2;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_stateArgs[] = {
++ { { STATE_IBREAKENABLE }, 'i' }
++};
+
+-static int
+-Operand_br4_decode (uint32 *valp)
+-{
+- *valp = *valp << 2;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_br4_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0x3 << 2)) != 0;
+- *valp = *valp >> 2;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_stateArgs[] = {
++ { { STATE_IBREAKENABLE }, 'o' }
++};
+
+-static int
+-Operand_bt8_decode (uint32 *valp)
+-{
+- *valp = *valp << 3;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_bt8_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0x1 << 3)) != 0;
+- *valp = *valp >> 3;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_stateArgs[] = {
++ { { STATE_IBREAKENABLE }, 'm' }
++};
+
+-static int
+-Operand_bs8_decode (uint32 *valp)
+-{
+- *valp = *valp << 3;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_bs8_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0x1 << 3)) != 0;
+- *valp = *valp >> 3;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_stateArgs[] = {
++ { { STATE_DEBUGCAUSE }, 'i' },
++ { { STATE_DBNUM }, 'i' }
++};
+
+-static int
+-Operand_br8_decode (uint32 *valp)
+-{
+- *valp = *valp << 3;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_br8_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0x1 << 3)) != 0;
+- *valp = *valp >> 3;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_stateArgs[] = {
++ { { STATE_DEBUGCAUSE }, 'o' },
++ { { STATE_DBNUM }, 'o' }
++};
+
+-static int
+-Operand_bt16_decode (uint32 *valp)
+-{
+- *valp = *valp << 4;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_bt16_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0 << 4)) != 0;
+- *valp = *valp >> 4;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_stateArgs[] = {
++ { { STATE_DEBUGCAUSE }, 'm' },
++ { { STATE_DBNUM }, 'm' }
++};
+
+-static int
+-Operand_bs16_decode (uint32 *valp)
+-{
+- *valp = *valp << 4;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_bs16_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0 << 4)) != 0;
+- *valp = *valp >> 4;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_stateArgs[] = {
++ { { STATE_ICOUNT }, 'i' }
++};
+
+-static int
+-Operand_br16_decode (uint32 *valp)
+-{
+- *valp = *valp << 4;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_br16_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0 << 4)) != 0;
+- *valp = *valp >> 4;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_ICOUNT }, 'o' }
++};
+
+-static int
+-Operand_brall_decode (uint32 *valp)
+-{
+- *valp = *valp << 4;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_brall_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~(0 << 4)) != 0;
+- *valp = *valp >> 4;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_ICOUNT }, 'm' }
++};
+
+-static int
+-Operand_tp7_decode (uint32 *valp)
+-{
+- unsigned tp7_0, t_0;
+- t_0 = *valp & 0xf;
+- tp7_0 = t_0 + 0x7;
+- *valp = tp7_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_tp7_encode (uint32 *valp)
+-{
+- unsigned t_0, tp7_0;
+- tp7_0 = *valp;
+- t_0 = (tp7_0 - 0x7) & 0xf;
+- *valp = t_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_stateArgs[] = {
++ { { STATE_ICOUNTLEVEL }, 'i' }
++};
+
+-static int
+-Operand_xt_wbr15_label_decode (uint32 *valp)
+-{
+- unsigned xt_wbr15_label_0, xt_wbr15_imm_0;
+- xt_wbr15_imm_0 = *valp & 0x7fff;
+- xt_wbr15_label_0 = 0x4 + (((int) xt_wbr15_imm_0 << 17) >> 17);
+- *valp = xt_wbr15_label_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_xt_wbr15_label_encode (uint32 *valp)
+-{
+- unsigned xt_wbr15_imm_0, xt_wbr15_label_0;
+- xt_wbr15_label_0 = *valp;
+- xt_wbr15_imm_0 = (xt_wbr15_label_0 - 0x4) & 0x7fff;
+- *valp = xt_wbr15_imm_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_stateArgs[] = {
++ { { STATE_ICOUNTLEVEL }, 'o' }
++};
+
+-static int
+-Operand_xt_wbr15_label_ator (uint32 *valp, uint32 pc)
+-{
+- *valp -= pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_xt_wbr15_label_rtoa (uint32 *valp, uint32 pc)
+-{
+- *valp += pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_stateArgs[] = {
++ { { STATE_ICOUNTLEVEL }, 'm' }
++};
+
+-static int
+-Operand_xt_wbr18_label_decode (uint32 *valp)
+-{
+- unsigned xt_wbr18_label_0, xt_wbr18_imm_0;
+- xt_wbr18_imm_0 = *valp & 0x3ffff;
+- xt_wbr18_label_0 = 0x4 + (((int) xt_wbr18_imm_0 << 14) >> 14);
+- *valp = xt_wbr18_label_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static int
+-Operand_xt_wbr18_label_encode (uint32 *valp)
+-{
+- unsigned xt_wbr18_imm_0, xt_wbr18_label_0;
+- xt_wbr18_label_0 = *valp;
+- xt_wbr18_imm_0 = (xt_wbr18_label_0 - 0x4) & 0x3ffff;
+- *valp = xt_wbr18_imm_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_stateArgs[] = {
++ { { STATE_DDR }, 'i' }
++};
+
+-static int
+-Operand_xt_wbr18_label_ator (uint32 *valp, uint32 pc)
+-{
+- *valp -= pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_xt_wbr18_label_rtoa (uint32 *valp, uint32 pc)
+-{
+- *valp += pc;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_DDR }, 'o' }
++};
+
+-static int
+-Operand_cimm8x4_decode (uint32 *valp)
+-{
+- unsigned cimm8x4_0, imm8_0;
+- imm8_0 = *valp & 0xff;
+- cimm8x4_0 = (imm8_0 << 2) | 0;
+- *valp = cimm8x4_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_args[] = {
++ { { 6 /* art */ }, 'm' }
++};
+
+-static int
+-Operand_cimm8x4_encode (uint32 *valp)
+-{
+- unsigned imm8_0, cimm8x4_0;
+- cimm8x4_0 = *valp;
+- imm8_0 = (cimm8x4_0 >> 2) & 0xff;
+- *valp = imm8_0;
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_DDR }, 'm' }
++};
+
+-static int
+-Operand_frr_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rfdo_args[] = {
++ { { 34 /* imms */ }, 'i' }
++};
+
+-static int
+-Operand_frr_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0xf) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rfdo_stateArgs[] = {
++ { { STATE_InOCDMode }, 'm' },
++ { { STATE_EPC4 }, 'i' },
++ { { STATE_PSWOE }, 'o' },
++ { { STATE_PSCALLINC }, 'o' },
++ { { STATE_PSOWB }, 'o' },
++ { { STATE_PSUM }, 'o' },
++ { { STATE_PSEXCM }, 'o' },
++ { { STATE_PSINTLEVEL }, 'o' },
++ { { STATE_EPS4 }, 'i' }
++};
+
+-static int
+-Operand_frs_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rfdd_stateArgs[] = {
++ { { STATE_InOCDMode }, 'm' }
++};
+
+-static int
+-Operand_frs_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0xf) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_args[] = {
++ { { 6 /* art */ }, 'i' }
++};
+
+-static int
+-Operand_frt_decode (uint32 *valp ATTRIBUTE_UNUSED)
+-{
+- return 0;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' }
++};
+
+-static int
+-Operand_frt_encode (uint32 *valp)
+-{
+- int error;
+- error = (*valp & ~0xf) != 0;
+- return error;
+-}
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_args[] = {
++ { { 6 /* art */ }, 'o' }
++};
+
+-static xtensa_operand_internal operands[] = {
+- { "soffsetx4", 10, -1, 0,
+- XTENSA_OPERAND_IS_PCRELATIVE,
+- Operand_soffsetx4_encode, Operand_soffsetx4_decode,
+- Operand_soffsetx4_ator, Operand_soffsetx4_rtoa },
+- { "uimm12x8", 3, -1, 0,
+- 0,
+- Operand_uimm12x8_encode, Operand_uimm12x8_decode,
+- 0, 0 },
+- { "simm4", 26, -1, 0,
+- 0,
+- Operand_simm4_encode, Operand_simm4_decode,
+- 0, 0 },
+- { "arr", 14, 0, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_arr_encode, Operand_arr_decode,
+- 0, 0 },
+- { "ars", 5, 0, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_ars_encode, Operand_ars_decode,
+- 0, 0 },
+- { "*ars_invisible", 5, 0, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_ars_encode, Operand_ars_decode,
+- 0, 0 },
+- { "art", 0, 0, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_art_encode, Operand_art_decode,
+- 0, 0 },
+- { "ar0", 123, 0, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_ar0_encode, Operand_ar0_decode,
+- 0, 0 },
+- { "ar4", 124, 0, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_ar4_encode, Operand_ar4_decode,
+- 0, 0 },
+- { "ar8", 125, 0, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_ar8_encode, Operand_ar8_decode,
+- 0, 0 },
+- { "ar12", 126, 0, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_ar12_encode, Operand_ar12_decode,
+- 0, 0 },
+- { "ars_entry", 5, 0, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_ars_entry_encode, Operand_ars_entry_decode,
+- 0, 0 },
+- { "immrx4", 14, -1, 0,
+- 0,
+- Operand_immrx4_encode, Operand_immrx4_decode,
+- 0, 0 },
+- { "lsi4x4", 14, -1, 0,
+- 0,
+- Operand_lsi4x4_encode, Operand_lsi4x4_decode,
+- 0, 0 },
+- { "simm7", 34, -1, 0,
+- 0,
+- Operand_simm7_encode, Operand_simm7_decode,
+- 0, 0 },
+- { "uimm6", 33, -1, 0,
+- XTENSA_OPERAND_IS_PCRELATIVE,
+- Operand_uimm6_encode, Operand_uimm6_decode,
+- Operand_uimm6_ator, Operand_uimm6_rtoa },
+- { "ai4const", 0, -1, 0,
+- 0,
+- Operand_ai4const_encode, Operand_ai4const_decode,
+- 0, 0 },
+- { "b4const", 14, -1, 0,
+- 0,
+- Operand_b4const_encode, Operand_b4const_decode,
+- 0, 0 },
+- { "b4constu", 14, -1, 0,
+- 0,
+- Operand_b4constu_encode, Operand_b4constu_decode,
+- 0, 0 },
+- { "uimm8", 4, -1, 0,
+- 0,
+- Operand_uimm8_encode, Operand_uimm8_decode,
+- 0, 0 },
+- { "uimm8x2", 4, -1, 0,
+- 0,
+- Operand_uimm8x2_encode, Operand_uimm8x2_decode,
+- 0, 0 },
+- { "uimm8x4", 4, -1, 0,
+- 0,
+- Operand_uimm8x4_encode, Operand_uimm8x4_decode,
+- 0, 0 },
+- { "uimm4x16", 13, -1, 0,
+- 0,
+- Operand_uimm4x16_encode, Operand_uimm4x16_decode,
+- 0, 0 },
+- { "simm8", 4, -1, 0,
+- 0,
+- Operand_simm8_encode, Operand_simm8_decode,
+- 0, 0 },
+- { "simm8x256", 4, -1, 0,
+- 0,
+- Operand_simm8x256_encode, Operand_simm8x256_decode,
+- 0, 0 },
+- { "simm12b", 6, -1, 0,
+- 0,
+- Operand_simm12b_encode, Operand_simm12b_decode,
+- 0, 0 },
+- { "msalp32", 18, -1, 0,
+- 0,
+- Operand_msalp32_encode, Operand_msalp32_decode,
+- 0, 0 },
+- { "op2p1", 13, -1, 0,
+- 0,
+- Operand_op2p1_encode, Operand_op2p1_decode,
+- 0, 0 },
+- { "label8", 4, -1, 0,
+- XTENSA_OPERAND_IS_PCRELATIVE,
+- Operand_label8_encode, Operand_label8_decode,
+- Operand_label8_ator, Operand_label8_rtoa },
+- { "ulabel8", 4, -1, 0,
+- XTENSA_OPERAND_IS_PCRELATIVE,
+- Operand_ulabel8_encode, Operand_ulabel8_decode,
+- Operand_ulabel8_ator, Operand_ulabel8_rtoa },
+- { "label12", 3, -1, 0,
+- XTENSA_OPERAND_IS_PCRELATIVE,
+- Operand_label12_encode, Operand_label12_decode,
+- Operand_label12_ator, Operand_label12_rtoa },
+- { "soffset", 10, -1, 0,
+- XTENSA_OPERAND_IS_PCRELATIVE,
+- Operand_soffset_encode, Operand_soffset_decode,
+- Operand_soffset_ator, Operand_soffset_rtoa },
+- { "uimm16x4", 7, -1, 0,
+- XTENSA_OPERAND_IS_PCRELATIVE,
+- Operand_uimm16x4_encode, Operand_uimm16x4_decode,
+- Operand_uimm16x4_ator, Operand_uimm16x4_rtoa },
+- { "mx", 43, 1, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_UNKNOWN,
+- Operand_mx_encode, Operand_mx_decode,
+- 0, 0 },
+- { "my", 42, 1, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_UNKNOWN,
+- Operand_my_encode, Operand_my_decode,
+- 0, 0 },
+- { "mw", 41, 1, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_mw_encode, Operand_mw_decode,
+- 0, 0 },
+- { "mr0", 127, 1, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_mr0_encode, Operand_mr0_decode,
+- 0, 0 },
+- { "mr1", 128, 1, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_mr1_encode, Operand_mr1_decode,
+- 0, 0 },
+- { "mr2", 129, 1, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_mr2_encode, Operand_mr2_decode,
+- 0, 0 },
+- { "mr3", 130, 1, 1,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_mr3_encode, Operand_mr3_decode,
+- 0, 0 },
+- { "immt", 0, -1, 0,
+- 0,
+- Operand_immt_encode, Operand_immt_decode,
+- 0, 0 },
+- { "imms", 5, -1, 0,
+- 0,
+- Operand_imms_encode, Operand_imms_decode,
+- 0, 0 },
+- { "bt", 0, 2, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bt_encode, Operand_bt_decode,
+- 0, 0 },
+- { "bs", 5, 2, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bs_encode, Operand_bs_decode,
+- 0, 0 },
+- { "br", 14, 2, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_br_encode, Operand_br_decode,
+- 0, 0 },
+- { "bt2", 44, 2, 2,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bt2_encode, Operand_bt2_decode,
+- 0, 0 },
+- { "bs2", 45, 2, 2,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bs2_encode, Operand_bs2_decode,
+- 0, 0 },
+- { "br2", 46, 2, 2,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_br2_encode, Operand_br2_decode,
+- 0, 0 },
+- { "bt4", 47, 2, 4,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bt4_encode, Operand_bt4_decode,
+- 0, 0 },
+- { "bs4", 48, 2, 4,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bs4_encode, Operand_bs4_decode,
+- 0, 0 },
+- { "br4", 49, 2, 4,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_br4_encode, Operand_br4_decode,
+- 0, 0 },
+- { "bt8", 50, 2, 8,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bt8_encode, Operand_bt8_decode,
+- 0, 0 },
+- { "bs8", 51, 2, 8,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bs8_encode, Operand_bs8_decode,
+- 0, 0 },
+- { "br8", 52, 2, 8,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_br8_encode, Operand_br8_decode,
+- 0, 0 },
+- { "bt16", 131, 2, 16,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bt16_encode, Operand_bt16_decode,
+- 0, 0 },
+- { "bs16", 132, 2, 16,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_bs16_encode, Operand_bs16_decode,
+- 0, 0 },
+- { "br16", 133, 2, 16,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_br16_encode, Operand_br16_decode,
+- 0, 0 },
+- { "brall", 134, 2, 16,
+- XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
+- Operand_brall_encode, Operand_brall_decode,
+- 0, 0 },
+- { "tp7", 0, -1, 0,
+- 0,
+- Operand_tp7_encode, Operand_tp7_decode,
+- 0, 0 },
+- { "xt_wbr15_label", 53, -1, 0,
+- XTENSA_OPERAND_IS_PCRELATIVE,
+- Operand_xt_wbr15_label_encode, Operand_xt_wbr15_label_decode,
+- Operand_xt_wbr15_label_ator, Operand_xt_wbr15_label_rtoa },
+- { "xt_wbr18_label", 54, -1, 0,
+- XTENSA_OPERAND_IS_PCRELATIVE,
+- Operand_xt_wbr18_label_encode, Operand_xt_wbr18_label_decode,
+- Operand_xt_wbr18_label_ator, Operand_xt_wbr18_label_rtoa },
+- { "cimm8x4", 4, -1, 0,
+- 0,
+- Operand_cimm8x4_encode, Operand_cimm8x4_decode,
+- 0, 0 },
+- { "frr", 14, 3, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_frr_encode, Operand_frr_decode,
+- 0, 0 },
+- { "frs", 5, 3, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_frs_encode, Operand_frs_decode,
+- 0, 0 },
+- { "frt", 0, 3, 1,
+- XTENSA_OPERAND_IS_REGISTER,
+- Operand_frt_encode, Operand_frt_decode,
+- 0, 0 },
+- { "t", 0, -1, 0, 0, 0, 0, 0, 0 },
+- { "bbi4", 1, -1, 0, 0, 0, 0, 0, 0 },
+- { "bbi", 2, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm12", 3, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm8", 4, -1, 0, 0, 0, 0, 0, 0 },
+- { "s", 5, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm12b", 6, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm16", 7, -1, 0, 0, 0, 0, 0, 0 },
+- { "m", 8, -1, 0, 0, 0, 0, 0, 0 },
+- { "n", 9, -1, 0, 0, 0, 0, 0, 0 },
+- { "offset", 10, -1, 0, 0, 0, 0, 0, 0 },
+- { "op0", 11, -1, 0, 0, 0, 0, 0, 0 },
+- { "op1", 12, -1, 0, 0, 0, 0, 0, 0 },
+- { "op2", 13, -1, 0, 0, 0, 0, 0, 0 },
+- { "r", 14, -1, 0, 0, 0, 0, 0, 0 },
+- { "sa4", 15, -1, 0, 0, 0, 0, 0, 0 },
+- { "sae4", 16, -1, 0, 0, 0, 0, 0, 0 },
+- { "sae", 17, -1, 0, 0, 0, 0, 0, 0 },
+- { "sal", 18, -1, 0, 0, 0, 0, 0, 0 },
+- { "sargt", 19, -1, 0, 0, 0, 0, 0, 0 },
+- { "sas4", 20, -1, 0, 0, 0, 0, 0, 0 },
+- { "sas", 21, -1, 0, 0, 0, 0, 0, 0 },
+- { "sr", 22, -1, 0, 0, 0, 0, 0, 0 },
+- { "st", 23, -1, 0, 0, 0, 0, 0, 0 },
+- { "thi3", 24, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm4", 25, -1, 0, 0, 0, 0, 0, 0 },
+- { "mn", 26, -1, 0, 0, 0, 0, 0, 0 },
+- { "i", 27, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm6lo", 28, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm6hi", 29, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm7lo", 30, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm7hi", 31, -1, 0, 0, 0, 0, 0, 0 },
+- { "z", 32, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm6", 33, -1, 0, 0, 0, 0, 0, 0 },
+- { "imm7", 34, -1, 0, 0, 0, 0, 0, 0 },
+- { "r3", 35, -1, 0, 0, 0, 0, 0, 0 },
+- { "rbit2", 36, -1, 0, 0, 0, 0, 0, 0 },
+- { "rhi", 37, -1, 0, 0, 0, 0, 0, 0 },
+- { "t3", 38, -1, 0, 0, 0, 0, 0, 0 },
+- { "tbit2", 39, -1, 0, 0, 0, 0, 0, 0 },
+- { "tlo", 40, -1, 0, 0, 0, 0, 0, 0 },
+- { "w", 41, -1, 0, 0, 0, 0, 0, 0 },
+- { "y", 42, -1, 0, 0, 0, 0, 0, 0 },
+- { "x", 43, -1, 0, 0, 0, 0, 0, 0 },
+- { "t2", 44, -1, 0, 0, 0, 0, 0, 0 },
+- { "s2", 45, -1, 0, 0, 0, 0, 0, 0 },
+- { "r2", 46, -1, 0, 0, 0, 0, 0, 0 },
+- { "t4", 47, -1, 0, 0, 0, 0, 0, 0 },
+- { "s4", 48, -1, 0, 0, 0, 0, 0, 0 },
+- { "r4", 49, -1, 0, 0, 0, 0, 0, 0 },
+- { "t8", 50, -1, 0, 0, 0, 0, 0, 0 },
+- { "s8", 51, -1, 0, 0, 0, 0, 0, 0 },
+- { "r8", 52, -1, 0, 0, 0, 0, 0, 0 },
+- { "xt_wbr15_imm", 53, -1, 0, 0, 0, 0, 0, 0 },
+- { "xt_wbr18_imm", 54, -1, 0, 0, 0, 0, 0, 0 },
+- { "op0_xt_flix64_slot0_s3", 55, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld7", 56, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld8", 57, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld9", 58, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld11", 59, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld49xt_flix64_slot0", 60, -1, 0, 0, 0, 0, 0, 0 },
+- { "op0_s4", 61, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld16", 62, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld19xt_flix64_slot1", 63, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld20xt_flix64_slot1", 64, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld21xt_flix64_slot1", 65, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld22xt_flix64_slot1", 66, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld23xt_flix64_slot1", 67, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld25xt_flix64_slot1", 68, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld26xt_flix64_slot1", 69, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld28xt_flix64_slot1", 70, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld30xt_flix64_slot1", 71, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld32xt_flix64_slot1", 72, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld33xt_flix64_slot1", 73, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld35xt_flix64_slot1", 74, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld51xt_flix64_slot1", 75, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld52xt_flix64_slot1", 76, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld53xt_flix64_slot1", 77, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld54xt_flix64_slot1", 78, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld57xt_flix64_slot1", 79, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld58xt_flix64_slot1", 80, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld60xt_flix64_slot1", 81, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld62xt_flix64_slot1", 82, -1, 0, 0, 0, 0, 0, 0 },
+- { "op0_s5", 83, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld36xt_flix64_slot2", 84, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld37xt_flix64_slot2", 85, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld39xt_flix64_slot2", 86, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld41xt_flix64_slot2", 87, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld42xt_flix64_slot2", 88, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld44xt_flix64_slot2", 89, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld45xt_flix64_slot2", 90, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld47xt_flix64_slot2", 91, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld63xt_flix64_slot2", 92, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld64xt_flix64_slot2", 93, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld65xt_flix64_slot2", 94, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld66xt_flix64_slot2", 95, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld68xt_flix64_slot2", 96, -1, 0, 0, 0, 0, 0, 0 },
+- { "op0_s6", 97, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld70xt_flix64_slot3", 98, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld71", 99, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld72xt_flix64_slot3", 100, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld73xt_flix64_slot3", 101, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld74xt_flix64_slot3", 102, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld75xt_flix64_slot3", 103, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld76xt_flix64_slot3", 104, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld77xt_flix64_slot3", 105, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld78xt_flix64_slot3", 106, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld79xt_flix64_slot3", 107, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld80xt_flix64_slot3", 108, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld81xt_flix64_slot3", 109, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld82xt_flix64_slot3", 110, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld83xt_flix64_slot3", 111, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld84xt_flix64_slot3", 112, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld85xt_flix64_slot3", 113, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld86xt_flix64_slot3", 114, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld87xt_flix64_slot3", 115, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld88xt_flix64_slot3", 116, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld89xt_flix64_slot3", 117, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld90xt_flix64_slot3", 118, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld91xt_flix64_slot3", 119, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld92xt_flix64_slot3", 120, -1, 0, 0, 0, 0, 0, 0 },
+- { "combined3e2c5767_fld93xt_flix64_slot3", 121, -1, 0, 0, 0, 0, 0, 0 },
+- { "op0_xt_flix64_slot0", 122, -1, 0, 0, 0, 0, 0, 0 }
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_stateArgs[] = {
++ { { STATE_CCOUNT }, 'i' }
+ };
+
+-
+-/* Iclass table. */
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rfe_stateArgs[] = {
+- { { STATE_PSRING }, 'i' },
+- { { STATE_PSEXCM }, 'm' },
+- { { STATE_EPC1 }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_args[] = {
++ { { 6 /* art */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_rfde_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DEPC }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_CCOUNT }, 'o' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_call12_args[] = {
+- { { 0 /* soffsetx4 */ }, 'i' },
+- { { 10 /* ar12 */ }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_args[] = {
++ { { 6 /* art */ }, 'm' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_call12_stateArgs[] = {
+- { { STATE_PSCALLINC }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' },
++ { { STATE_CCOUNT }, 'm' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_call8_args[] = {
+- { { 0 /* soffsetx4 */ }, 'i' },
+- { { 9 /* ar8 */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_call8_stateArgs[] = {
+- { { STATE_PSCALLINC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_call4_args[] = {
+- { { 0 /* soffsetx4 */ }, 'i' },
+- { { 8 /* ar4 */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_call4_stateArgs[] = {
+- { { STATE_PSCALLINC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_callx12_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 10 /* ar12 */ }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_args[] = {
++ { { 6 /* art */ }, 'o' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_callx12_stateArgs[] = {
+- { { STATE_PSCALLINC }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_stateArgs[] = {
++ { { STATE_CCOMPARE0 }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_callx8_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 9 /* ar8 */ }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_args[] = {
++ { { 6 /* art */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_callx8_stateArgs[] = {
+- { { STATE_PSCALLINC }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_stateArgs[] = {
++ { { STATE_CCOMPARE0 }, 'o' },
++ { { STATE_INTERRUPT }, 'm' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_callx4_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 8 /* ar4 */ }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_args[] = {
++ { { 6 /* art */ }, 'm' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_callx4_stateArgs[] = {
+- { { STATE_PSCALLINC }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_stateArgs[] = {
++ { { STATE_CCOMPARE0 }, 'm' },
++ { { STATE_INTERRUPT }, 'm' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_entry_args[] = {
+- { { 11 /* ars_entry */ }, 's' },
+- { { 4 /* ars */ }, 'i' },
+- { { 1 /* uimm12x8 */ }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_idtlb_args[] = {
++ { { 4 /* ars */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_entry_stateArgs[] = {
+- { { STATE_PSCALLINC }, 'i' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSWOE }, 'i' },
+- { { STATE_WindowBase }, 'm' },
+- { { STATE_WindowStart }, 'm' }
++static xtensa_arg_internal Iclass_xt_iclass_idtlb_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_movsp_args[] = {
++static xtensa_arg_internal Iclass_xt_iclass_rdtlb_args[] = {
+ { { 6 /* art */ }, 'o' },
+ { { 4 /* ars */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_movsp_stateArgs[] = {
+- { { STATE_WindowBase }, 'i' },
+- { { STATE_WindowStart }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rotw_args[] = {
+- { { 2 /* simm4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rotw_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_WindowBase }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_retw_args[] = {
+- { { 5 /* *ars_invisible */ }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_wdtlb_args[] = {
++ { { 6 /* art */ }, 'i' },
++ { { 4 /* ars */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_retw_stateArgs[] = {
+- { { STATE_WindowBase }, 'm' },
+- { { STATE_WindowStart }, 'm' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSWOE }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_wdtlb_stateArgs[] = {
++ { { STATE_XTSYNC }, 'o' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_rfwou_stateArgs[] = {
+- { { STATE_EPC1 }, 'i' },
+- { { STATE_PSEXCM }, 'm' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_WindowBase }, 'm' },
+- { { STATE_WindowStart }, 'm' },
+- { { STATE_PSOWB }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_iitlb_args[] = {
++ { { 4 /* ars */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_l32e_args[] = {
++static xtensa_arg_internal Iclass_xt_iclass_ritlb_args[] = {
+ { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 12 /* immrx4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_l32e_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
++ { { 4 /* ars */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_s32e_args[] = {
++static xtensa_arg_internal Iclass_xt_iclass_witlb_args[] = {
+ { { 6 /* art */ }, 'i' },
+- { { 4 /* ars */ }, 'i' },
+- { { 12 /* immrx4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_s32e_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_WindowBase }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_WindowBase }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_WindowBase }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_WindowStart }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_WindowStart }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_WindowStart }, 'm' }
++ { { 4 /* ars */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_add_n_args[] = {
++static xtensa_arg_internal Iclass_xt_iclass_minmax_args[] = {
+ { { 3 /* arr */ }, 'o' },
+ { { 4 /* ars */ }, 'i' },
+ { { 6 /* art */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_addi_n_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 16 /* ai4const */ }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_nsa_args[] = {
++ { { 6 /* art */ }, 'o' },
++ { { 4 /* ars */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_bz6_args[] = {
++static xtensa_arg_internal Iclass_xt_iclass_sx_args[] = {
++ { { 3 /* arr */ }, 'o' },
+ { { 4 /* ars */ }, 'i' },
+- { { 15 /* uimm6 */ }, 'i' }
++ { { 35 /* tp7 */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_loadi4_args[] = {
++static xtensa_arg_internal Iclass_xt_iclass_l32ai_args[] = {
+ { { 6 /* art */ }, 'o' },
+ { { 4 /* ars */ }, 'i' },
+- { { 13 /* lsi4x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mov_n_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_movi_n_args[] = {
+- { { 4 /* ars */ }, 'o' },
+- { { 14 /* simm7 */ }, 'i' }
++ { { 21 /* uimm8x4 */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_retn_args[] = {
+- { { 5 /* *ars_invisible */ }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_s32ri_args[] = {
++ { { 6 /* art */ }, 'i' },
++ { { 4 /* ars */ }, 'i' },
++ { { 21 /* uimm8x4 */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_storei4_args[] = {
+- { { 6 /* art */ }, 'i' },
++static xtensa_arg_internal Iclass_xt_iclass_s32c1i_args[] = {
++ { { 6 /* art */ }, 'm' },
+ { { 4 /* ars */ }, 'i' },
+- { { 13 /* lsi4x4 */ }, 'i' }
++ { { 21 /* uimm8x4 */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_rur_threadptr_args[] = {
+- { { 3 /* arr */ }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_s32c1i_stateArgs[] = {
++ { { STATE_SCOMPARE1 }, 'i' },
++ { { STATE_SCOMPARE1 }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_rur_threadptr_stateArgs[] = {
+- { { STATE_THREADPTR }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_args[] = {
++ { { 6 /* art */ }, 'o' }
+ };
+
+-static xtensa_arg_internal Iclass_wur_threadptr_args[] = {
+- { { 6 /* art */ }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_stateArgs[] = {
++ { { STATE_SCOMPARE1 }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_wur_threadptr_stateArgs[] = {
+- { { STATE_THREADPTR }, 'o' }
++static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_args[] = {
++ { { 6 /* art */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_addi_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 23 /* simm8 */ }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_stateArgs[] = {
++ { { STATE_SCOMPARE1 }, 'o' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_addmi_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 24 /* simm8x256 */ }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_args[] = {
++ { { 6 /* art */ }, 'm' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_addsub_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
++static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_stateArgs[] = {
++ { { STATE_SCOMPARE1 }, 'm' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_bit_args[] = {
++static xtensa_arg_internal Iclass_xt_mul32_args[] = {
+ { { 3 /* arr */ }, 'o' },
+ { { 4 /* ars */ }, 'i' },
+ { { 6 /* art */ }, 'i' }
+ };
+
+-static xtensa_arg_internal Iclass_xt_iclass_bsi8_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 17 /* b4const */ }, 'i' },
+- { { 28 /* label8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_bsi8b_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 67 /* bbi */ }, 'i' },
+- { { 28 /* label8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_bsi8u_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 18 /* b4constu */ }, 'i' },
+- { { 28 /* label8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_bst8_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' },
+- { { 28 /* label8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_bsz12_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 30 /* label12 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_call0_args[] = {
+- { { 0 /* soffsetx4 */ }, 'i' },
+- { { 7 /* ar0 */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_callx0_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 7 /* ar0 */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_exti_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 6 /* art */ }, 'i' },
+- { { 82 /* sae */ }, 'i' },
+- { { 27 /* op2p1 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_jump_args[] = {
+- { { 31 /* soffset */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_jumpx_args[] = {
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_l16ui_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 20 /* uimm8x2 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_l16si_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 20 /* uimm8x2 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_l32i_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_l32r_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 32 /* uimm16x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_l32r_stateArgs[] = {
+- { { STATE_LITBADDR }, 'i' },
+- { { STATE_LITBEN }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_l8i_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 19 /* uimm8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_loop_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 29 /* ulabel8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_loop_stateArgs[] = {
+- { { STATE_LBEG }, 'o' },
+- { { STATE_LEND }, 'o' },
+- { { STATE_LCOUNT }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_loopz_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 29 /* ulabel8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_loopz_stateArgs[] = {
+- { { STATE_LBEG }, 'o' },
+- { { STATE_LEND }, 'o' },
+- { { STATE_LCOUNT }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_movi_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 25 /* simm12b */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_movz_args[] = {
+- { { 3 /* arr */ }, 'm' },
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_neg_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_return_args[] = {
+- { { 5 /* *ars_invisible */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_s16i_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 4 /* ars */ }, 'i' },
+- { { 20 /* uimm8x2 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_s32i_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_s8i_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 4 /* ars */ }, 'i' },
+- { { 19 /* uimm8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sar_args[] = {
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sar_stateArgs[] = {
+- { { STATE_SAR }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sari_args[] = {
+- { { 86 /* sas */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sari_stateArgs[] = {
+- { { STATE_SAR }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_shifts_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_shifts_stateArgs[] = {
+- { { STATE_SAR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_shiftst_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_shiftst_stateArgs[] = {
+- { { STATE_SAR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_shiftt_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_shiftt_stateArgs[] = {
+- { { STATE_SAR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_slli_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 26 /* msalp32 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_srai_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 6 /* art */ }, 'i' },
+- { { 84 /* sargt */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_srli_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 6 /* art */ }, 'i' },
+- { { 70 /* s */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sync_stateArgs[] = {
+- { { STATE_XTSYNC }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsil_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 70 /* s */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsil_stateArgs[] = {
+- { { STATE_PSWOE }, 'i' },
+- { { STATE_PSCALLINC }, 'i' },
+- { { STATE_PSOWB }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_PSUM }, 'i' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSINTLEVEL }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_stateArgs[] = {
+- { { STATE_LEND }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_stateArgs[] = {
+- { { STATE_LEND }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_stateArgs[] = {
+- { { STATE_LEND }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_stateArgs[] = {
+- { { STATE_LCOUNT }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_stateArgs[] = {
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_LCOUNT }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_stateArgs[] = {
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_LCOUNT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_stateArgs[] = {
+- { { STATE_LBEG }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_stateArgs[] = {
+- { { STATE_LBEG }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_stateArgs[] = {
+- { { STATE_LBEG }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_stateArgs[] = {
+- { { STATE_SAR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_stateArgs[] = {
+- { { STATE_SAR }, 'o' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_stateArgs[] = {
+- { { STATE_SAR }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_stateArgs[] = {
+- { { STATE_LITBADDR }, 'i' },
+- { { STATE_LITBEN }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_stateArgs[] = {
+- { { STATE_LITBADDR }, 'o' },
+- { { STATE_LITBEN }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_stateArgs[] = {
+- { { STATE_LITBADDR }, 'm' },
+- { { STATE_LITBEN }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_176_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_176_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_208_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_208_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_stateArgs[] = {
+- { { STATE_PSWOE }, 'i' },
+- { { STATE_PSCALLINC }, 'i' },
+- { { STATE_PSOWB }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_PSUM }, 'i' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSINTLEVEL }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_stateArgs[] = {
+- { { STATE_PSWOE }, 'o' },
+- { { STATE_PSCALLINC }, 'o' },
+- { { STATE_PSOWB }, 'o' },
+- { { STATE_PSRING }, 'm' },
+- { { STATE_PSUM }, 'o' },
+- { { STATE_PSEXCM }, 'm' },
+- { { STATE_PSINTLEVEL }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_stateArgs[] = {
+- { { STATE_PSWOE }, 'm' },
+- { { STATE_PSCALLINC }, 'm' },
+- { { STATE_PSOWB }, 'm' },
+- { { STATE_PSRING }, 'm' },
+- { { STATE_PSUM }, 'm' },
+- { { STATE_PSEXCM }, 'm' },
+- { { STATE_PSINTLEVEL }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC1 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC1 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE1 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE1 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC2 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC2 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC2 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE2 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE2 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE2 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC3 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC3 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC3 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE3 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE3 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE3 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC4 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC4 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC4 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE4 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE4 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE4 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC5 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC5 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC5 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE5 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE5 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE5 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc6_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc6_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC6 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc6_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc6_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC6 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc6_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc6_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC6 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave6_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave6_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE6 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave6_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave6_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE6 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave6_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave6_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE6 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc7_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_epc7_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC7 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc7_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_epc7_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC7 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc7_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_epc7_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPC7 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave7_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave7_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE7 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave7_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave7_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE7 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave7_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave7_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCSAVE7 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS2 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS2 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS2 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS3 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS3 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS3 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS4 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS4 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS4 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS5 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS5 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS5 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps6_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps6_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS6 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps6_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps6_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS6 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps6_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps6_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS6 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps7_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_eps7_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS7 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps7_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_eps7_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS7 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps7_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_eps7_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EPS7 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCVADDR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCVADDR }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCVADDR }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DEPC }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DEPC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DEPC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCCAUSE }, 'i' },
+- { { STATE_XTSYNC }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCCAUSE }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_EXCCAUSE }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC0 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC0 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC0 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC1 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC1 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_misc2_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_misc2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC2 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_misc2_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_misc2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC2 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_misc2_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_misc2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC2 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_misc3_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_misc3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC3 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_misc3_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_misc3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC3 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_misc3_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_misc3_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_MISC3 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_VECBASE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_VECBASE }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_VECBASE }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16_aa_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16_aa_stateArgs[] = {
+- { { STATE_ACC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16_ad_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 34 /* my */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16_ad_stateArgs[] = {
+- { { STATE_ACC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16_da_args[] = {
+- { { 33 /* mx */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16_da_stateArgs[] = {
+- { { STATE_ACC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16_dd_args[] = {
+- { { 33 /* mx */ }, 'i' },
+- { { 34 /* my */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16_dd_stateArgs[] = {
+- { { STATE_ACC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16a_aa_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16a_aa_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16a_ad_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 34 /* my */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16a_ad_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16a_da_args[] = {
+- { { 33 /* mx */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16a_da_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16a_dd_args[] = {
+- { { 33 /* mx */ }, 'i' },
+- { { 34 /* my */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16a_dd_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16al_da_args[] = {
+- { { 35 /* mw */ }, 'o' },
+- { { 4 /* ars */ }, 'm' },
+- { { 33 /* mx */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16al_da_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16al_dd_args[] = {
+- { { 35 /* mw */ }, 'o' },
+- { { 4 /* ars */ }, 'm' },
+- { { 33 /* mx */ }, 'i' },
+- { { 34 /* my */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16al_dd_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mac16_l_args[] = {
+- { { 35 /* mw */ }, 'o' },
+- { { 4 /* ars */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_mul16_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_m0_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 36 /* mr0 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_m0_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 36 /* mr0 */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_m0_args[] = {
+- { { 6 /* art */ }, 'm' },
+- { { 36 /* mr0 */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_m1_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 37 /* mr1 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_m1_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 37 /* mr1 */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_m1_args[] = {
+- { { 6 /* art */ }, 'm' },
+- { { 37 /* mr1 */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_m2_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 38 /* mr2 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_m2_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 38 /* mr2 */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_m2_args[] = {
+- { { 6 /* art */ }, 'm' },
+- { { 38 /* mr2 */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_m3_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 39 /* mr3 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_m3_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 39 /* mr3 */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_m3_args[] = {
+- { { 6 /* art */ }, 'm' },
+- { { 39 /* mr3 */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_acclo_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_acclo_stateArgs[] = {
+- { { STATE_ACC }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_acclo_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_acclo_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_acclo_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_acclo_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_acchi_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_acchi_stateArgs[] = {
+- { { STATE_ACC }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_acchi_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_acchi_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_acchi_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_acchi_stateArgs[] = {
+- { { STATE_ACC }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rfi_args[] = {
+- { { 70 /* s */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rfi_stateArgs[] = {
+- { { STATE_PSWOE }, 'o' },
+- { { STATE_PSCALLINC }, 'o' },
+- { { STATE_PSOWB }, 'o' },
+- { { STATE_PSRING }, 'm' },
+- { { STATE_PSUM }, 'o' },
+- { { STATE_PSEXCM }, 'm' },
+- { { STATE_PSINTLEVEL }, 'o' },
+- { { STATE_EPC1 }, 'i' },
+- { { STATE_EPC2 }, 'i' },
+- { { STATE_EPC3 }, 'i' },
+- { { STATE_EPC4 }, 'i' },
+- { { STATE_EPC5 }, 'i' },
+- { { STATE_EPC6 }, 'i' },
+- { { STATE_EPC7 }, 'i' },
+- { { STATE_EPS2 }, 'i' },
+- { { STATE_EPS3 }, 'i' },
+- { { STATE_EPS4 }, 'i' },
+- { { STATE_EPS5 }, 'i' },
+- { { STATE_EPS6 }, 'i' },
+- { { STATE_EPS7 }, 'i' },
+- { { STATE_InOCDMode }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wait_args[] = {
+- { { 70 /* s */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wait_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_PSINTLEVEL }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_INTERRUPT }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_INTERRUPT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_INTERRUPT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_INTENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_INTENABLE }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_INTENABLE }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_break_args[] = {
+- { { 41 /* imms */ }, 'i' },
+- { { 40 /* immt */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_break_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSINTLEVEL }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_break_n_args[] = {
+- { { 41 /* imms */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_break_n_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSINTLEVEL }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKA0 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKA0 }, 'o' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKA0 }, 'm' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKC0 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKC0 }, 'o' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKC0 }, 'm' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKA1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKA1 }, 'o' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKA1 }, 'm' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKC1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKC1 }, 'o' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DBREAKC1 }, 'm' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_IBREAKA0 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_IBREAKA0 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_IBREAKA0 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_IBREAKA1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_IBREAKA1 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_IBREAKA1 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_IBREAKENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_IBREAKENABLE }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_IBREAKENABLE }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DEBUGCAUSE }, 'i' },
+- { { STATE_DBNUM }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DEBUGCAUSE }, 'o' },
+- { { STATE_DBNUM }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DEBUGCAUSE }, 'm' },
+- { { STATE_DBNUM }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_ICOUNT }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_ICOUNT }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_ICOUNT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_ICOUNTLEVEL }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_ICOUNTLEVEL }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_ICOUNTLEVEL }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DDR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_DDR }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_DDR }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rfdo_args[] = {
+- { { 41 /* imms */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rfdo_stateArgs[] = {
+- { { STATE_InOCDMode }, 'm' },
+- { { STATE_EPC6 }, 'i' },
+- { { STATE_PSWOE }, 'o' },
+- { { STATE_PSCALLINC }, 'o' },
+- { { STATE_PSOWB }, 'o' },
+- { { STATE_PSRING }, 'o' },
+- { { STATE_PSUM }, 'o' },
+- { { STATE_PSEXCM }, 'o' },
+- { { STATE_PSINTLEVEL }, 'o' },
+- { { STATE_EPS6 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rfdd_stateArgs[] = {
+- { { STATE_InOCDMode }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_bbool1_args[] = {
+- { { 44 /* br */ }, 'o' },
+- { { 43 /* bs */ }, 'i' },
+- { { 42 /* bt */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_bbool4_args[] = {
+- { { 42 /* bt */ }, 'o' },
+- { { 49 /* bs4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_bbool8_args[] = {
+- { { 42 /* bt */ }, 'o' },
+- { { 52 /* bs8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_bbranch_args[] = {
+- { { 43 /* bs */ }, 'i' },
+- { { 28 /* label8 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_bmove_args[] = {
+- { { 3 /* arr */ }, 'm' },
+- { { 4 /* ars */ }, 'i' },
+- { { 42 /* bt */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_RSR_BR_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 57 /* brall */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_WSR_BR_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 57 /* brall */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_XSR_BR_args[] = {
+- { { 6 /* art */ }, 'm' },
+- { { 57 /* brall */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOUNT }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_CCOUNT }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_CCOUNT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOMPARE0 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOMPARE0 }, 'o' },
+- { { STATE_INTERRUPT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOMPARE0 }, 'm' },
+- { { STATE_INTERRUPT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOMPARE1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOMPARE1 }, 'o' },
+- { { STATE_INTERRUPT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOMPARE1 }, 'm' },
+- { { STATE_INTERRUPT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOMPARE2 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOMPARE2 }, 'o' },
+- { { STATE_INTERRUPT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CCOMPARE2 }, 'm' },
+- { { STATE_INTERRUPT }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_icache_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_icache_lock_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 22 /* uimm4x16 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_icache_lock_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_icache_inv_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_icache_inv_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_licx_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_licx_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sicx_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sicx_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_dcache_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_dcache_ind_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 22 /* uimm4x16 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_dcache_ind_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_dcache_inv_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_dcache_inv_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_dpf_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_dcache_lock_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 22 /* uimm4x16 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_dcache_lock_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sdct_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sdct_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_ldct_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_ldct_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ptevaddr_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_ptevaddr_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_PTBASE }, 'o' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ptevaddr_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_ptevaddr_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_PTBASE }, 'i' },
+- { { STATE_EXCVADDR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ptevaddr_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_ptevaddr_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_PTBASE }, 'm' },
+- { { STATE_EXCVADDR }, 'i' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_rasid_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_rasid_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_ASID3 }, 'i' },
+- { { STATE_ASID2 }, 'i' },
+- { { STATE_ASID1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_rasid_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_rasid_stateArgs[] = {
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_ASID3 }, 'o' },
+- { { STATE_ASID2 }, 'o' },
+- { { STATE_ASID1 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_rasid_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_rasid_stateArgs[] = {
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_ASID3 }, 'm' },
+- { { STATE_ASID2 }, 'm' },
+- { { STATE_ASID1 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_itlbcfg_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_itlbcfg_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_INSTPGSZID4 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_itlbcfg_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_itlbcfg_stateArgs[] = {
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_INSTPGSZID4 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_itlbcfg_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_itlbcfg_stateArgs[] = {
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_INSTPGSZID4 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dtlbcfg_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_dtlbcfg_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DATAPGSZID4 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dtlbcfg_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_dtlbcfg_stateArgs[] = {
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DATAPGSZID4 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dtlbcfg_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_dtlbcfg_stateArgs[] = {
+- { { STATE_XTSYNC }, 'o' },
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_DATAPGSZID4 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_idtlb_args[] = {
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_idtlb_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rdtlb_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rdtlb_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wdtlb_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wdtlb_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_XTSYNC }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_iitlb_args[] = {
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_iitlb_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_ritlb_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_ritlb_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_witlb_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_witlb_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_ldpte_stateArgs[] = {
+- { { STATE_PTBASE }, 'i' },
+- { { STATE_EXCVADDR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_hwwitlba_stateArgs[] = {
+- { { STATE_EXCVADDR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_hwwdtlba_stateArgs[] = {
+- { { STATE_EXCVADDR }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_cpenable_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_cpenable_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_cpenable_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_cpenable_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CPENABLE }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_cpenable_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_cpenable_stateArgs[] = {
+- { { STATE_PSEXCM }, 'i' },
+- { { STATE_PSRING }, 'i' },
+- { { STATE_CPENABLE }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_clamp_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 58 /* tp7 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_minmax_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_nsa_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_sx_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 58 /* tp7 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_l32ai_args[] = {
+- { { 6 /* art */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_s32ri_args[] = {
+- { { 6 /* art */ }, 'i' },
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_s32c1i_args[] = {
+- { { 6 /* art */ }, 'm' },
+- { { 4 /* ars */ }, 'i' },
+- { { 21 /* uimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_s32c1i_stateArgs[] = {
+- { { STATE_SCOMPARE1 }, 'i' },
+- { { STATE_SCOMPARE1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_args[] = {
+- { { 6 /* art */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_stateArgs[] = {
+- { { STATE_SCOMPARE1 }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_stateArgs[] = {
+- { { STATE_SCOMPARE1 }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_args[] = {
+- { { 6 /* art */ }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_stateArgs[] = {
+- { { STATE_SCOMPARE1 }, 'm' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_div_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_mul32_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_rur_fcr_args[] = {
+- { { 3 /* arr */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_rur_fcr_stateArgs[] = {
+- { { STATE_RoundMode }, 'i' },
+- { { STATE_InvalidEnable }, 'i' },
+- { { STATE_DivZeroEnable }, 'i' },
+- { { STATE_OverflowEnable }, 'i' },
+- { { STATE_UnderflowEnable }, 'i' },
+- { { STATE_InexactEnable }, 'i' },
+- { { STATE_FPreserved20 }, 'i' },
+- { { STATE_FPreserved5 }, 'i' },
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_wur_fcr_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_wur_fcr_stateArgs[] = {
+- { { STATE_RoundMode }, 'o' },
+- { { STATE_InvalidEnable }, 'o' },
+- { { STATE_DivZeroEnable }, 'o' },
+- { { STATE_OverflowEnable }, 'o' },
+- { { STATE_UnderflowEnable }, 'o' },
+- { { STATE_InexactEnable }, 'o' },
+- { { STATE_FPreserved20 }, 'o' },
+- { { STATE_FPreserved5 }, 'o' },
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_rur_fsr_args[] = {
+- { { 3 /* arr */ }, 'o' }
+-};
+-
+-static xtensa_arg_internal Iclass_rur_fsr_stateArgs[] = {
+- { { STATE_InvalidFlag }, 'i' },
+- { { STATE_DivZeroFlag }, 'i' },
+- { { STATE_OverflowFlag }, 'i' },
+- { { STATE_UnderflowFlag }, 'i' },
+- { { STATE_InexactFlag }, 'i' },
+- { { STATE_FPreserved20a }, 'i' },
+- { { STATE_FPreserved7 }, 'i' },
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_wur_fsr_args[] = {
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_wur_fsr_stateArgs[] = {
+- { { STATE_InvalidFlag }, 'o' },
+- { { STATE_DivZeroFlag }, 'o' },
+- { { STATE_OverflowFlag }, 'o' },
+- { { STATE_UnderflowFlag }, 'o' },
+- { { STATE_InexactFlag }, 'o' },
+- { { STATE_FPreserved20a }, 'o' },
+- { { STATE_FPreserved7 }, 'o' },
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_args[] = {
+- { { 62 /* frr */ }, 'o' },
+- { { 63 /* frs */ }, 'i' },
+- { { 64 /* frt */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_stateArgs[] = {
+- { { STATE_RoundMode }, 'i' },
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_mac_args[] = {
+- { { 62 /* frr */ }, 'm' },
+- { { 63 /* frs */ }, 'i' },
+- { { 64 /* frt */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_mac_stateArgs[] = {
+- { { STATE_RoundMode }, 'i' },
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_cmov_args[] = {
+- { { 62 /* frr */ }, 'm' },
+- { { 63 /* frs */ }, 'i' },
+- { { 42 /* bt */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_cmov_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_mov_args[] = {
+- { { 62 /* frr */ }, 'm' },
+- { { 63 /* frs */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_mov_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_mov2_args[] = {
+- { { 62 /* frr */ }, 'o' },
+- { { 63 /* frs */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_mov2_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_cmp_args[] = {
+- { { 44 /* br */ }, 'o' },
+- { { 63 /* frs */ }, 'i' },
+- { { 64 /* frt */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_cmp_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_float_args[] = {
+- { { 62 /* frr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 65 /* t */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_float_stateArgs[] = {
+- { { STATE_RoundMode }, 'i' },
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_int_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 63 /* frs */ }, 'i' },
+- { { 65 /* t */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_int_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_rfr_args[] = {
+- { { 3 /* arr */ }, 'o' },
+- { { 63 /* frs */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_rfr_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_wfr_args[] = {
+- { { 62 /* frr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_wfr_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_lsi_args[] = {
+- { { 64 /* frt */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 61 /* cimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_lsi_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_lsiu_args[] = {
+- { { 64 /* frt */ }, 'o' },
+- { { 4 /* ars */ }, 'm' },
+- { { 61 /* cimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_lsiu_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_lsx_args[] = {
+- { { 62 /* frr */ }, 'o' },
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_lsx_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_lsxu_args[] = {
+- { { 62 /* frr */ }, 'o' },
+- { { 4 /* ars */ }, 'm' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_lsxu_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_ssi_args[] = {
+- { { 64 /* frt */ }, 'i' },
+- { { 4 /* ars */ }, 'i' },
+- { { 61 /* cimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_ssi_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_ssiu_args[] = {
+- { { 64 /* frt */ }, 'i' },
+- { { 4 /* ars */ }, 'm' },
+- { { 61 /* cimm8x4 */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_ssiu_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_ssx_args[] = {
+- { { 62 /* frr */ }, 'i' },
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_ssx_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_ssxu_args[] = {
+- { { 62 /* frr */ }, 'i' },
+- { { 4 /* ars */ }, 'm' },
+- { { 6 /* art */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_fp_ssxu_stateArgs[] = {
+- { { STATE_CPENABLE }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wb18_0_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 60 /* xt_wbr18_label */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wb18_1_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 17 /* b4const */ }, 'i' },
+- { { 60 /* xt_wbr18_label */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wb18_2_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 18 /* b4constu */ }, 'i' },
+- { { 60 /* xt_wbr18_label */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wb18_3_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 67 /* bbi */ }, 'i' },
+- { { 60 /* xt_wbr18_label */ }, 'i' }
+-};
+-
+-static xtensa_arg_internal Iclass_xt_iclass_wb18_4_args[] = {
+- { { 4 /* ars */ }, 'i' },
+- { { 6 /* art */ }, 'i' },
+- { { 60 /* xt_wbr18_label */ }, 'i' }
+-};
+-
+-static xtensa_iclass_internal iclasses[] = {
+- { 0, 0 /* xt_iclass_excw */,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_rfe */,
+- 3, Iclass_xt_iclass_rfe_stateArgs, 0, 0 },
+- { 0, 0 /* xt_iclass_rfde */,
+- 3, Iclass_xt_iclass_rfde_stateArgs, 0, 0 },
+- { 0, 0 /* xt_iclass_syscall */,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_simcall */,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_call12_args,
+- 1, Iclass_xt_iclass_call12_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_call8_args,
+- 1, Iclass_xt_iclass_call8_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_call4_args,
+- 1, Iclass_xt_iclass_call4_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_callx12_args,
+- 1, Iclass_xt_iclass_callx12_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_callx8_args,
+- 1, Iclass_xt_iclass_callx8_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_callx4_args,
+- 1, Iclass_xt_iclass_callx4_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_entry_args,
+- 5, Iclass_xt_iclass_entry_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_movsp_args,
+- 2, Iclass_xt_iclass_movsp_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rotw_args,
+- 3, Iclass_xt_iclass_rotw_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_retw_args,
+- 4, Iclass_xt_iclass_retw_stateArgs, 0, 0 },
+- { 0, 0 /* xt_iclass_rfwou */,
+- 6, Iclass_xt_iclass_rfwou_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_l32e_args,
+- 2, Iclass_xt_iclass_l32e_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_s32e_args,
+- 2, Iclass_xt_iclass_s32e_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_windowbase_args,
+- 3, Iclass_xt_iclass_rsr_windowbase_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_windowbase_args,
+- 3, Iclass_xt_iclass_wsr_windowbase_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_windowbase_args,
+- 3, Iclass_xt_iclass_xsr_windowbase_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_windowstart_args,
+- 3, Iclass_xt_iclass_rsr_windowstart_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_windowstart_args,
+- 3, Iclass_xt_iclass_wsr_windowstart_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_windowstart_args,
+- 3, Iclass_xt_iclass_xsr_windowstart_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_add_n_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_addi_n_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_bz6_args,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_ill_n */,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_loadi4_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_mov_n_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_movi_n_args,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_nopn */,
+- 0, 0, 0, 0 },
+- { 1, Iclass_xt_iclass_retn_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_storei4_args,
+- 0, 0, 0, 0 },
+- { 1, Iclass_rur_threadptr_args,
+- 1, Iclass_rur_threadptr_stateArgs, 0, 0 },
+- { 1, Iclass_wur_threadptr_args,
+- 1, Iclass_wur_threadptr_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_addi_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_addmi_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_addsub_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_bit_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_bsi8_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_bsi8b_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_bsi8u_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_bst8_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_bsz12_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_call0_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_callx0_args,
+- 0, 0, 0, 0 },
+- { 4, Iclass_xt_iclass_exti_args,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_ill */,
+- 0, 0, 0, 0 },
+- { 1, Iclass_xt_iclass_jump_args,
+- 0, 0, 0, 0 },
+- { 1, Iclass_xt_iclass_jumpx_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_l16ui_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_l16si_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_l32i_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_l32r_args,
+- 2, Iclass_xt_iclass_l32r_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_l8i_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_loop_args,
+- 3, Iclass_xt_iclass_loop_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_loopz_args,
+- 3, Iclass_xt_iclass_loopz_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_movi_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_movz_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_neg_args,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_nop */,
+- 0, 0, 0, 0 },
+- { 1, Iclass_xt_iclass_return_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_s16i_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_s32i_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_s8i_args,
+- 0, 0, 0, 0 },
+- { 1, Iclass_xt_iclass_sar_args,
+- 1, Iclass_xt_iclass_sar_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_sari_args,
+- 1, Iclass_xt_iclass_sari_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_shifts_args,
+- 1, Iclass_xt_iclass_shifts_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_shiftst_args,
+- 1, Iclass_xt_iclass_shiftst_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_shiftt_args,
+- 1, Iclass_xt_iclass_shiftt_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_slli_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_srai_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_srli_args,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_memw */,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_extw */,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_isync */,
+- 0, 0, 0, 0 },
+- { 0, 0 /* xt_iclass_sync */,
+- 1, Iclass_xt_iclass_sync_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_rsil_args,
+- 7, Iclass_xt_iclass_rsil_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_lend_args,
+- 1, Iclass_xt_iclass_rsr_lend_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_lend_args,
+- 1, Iclass_xt_iclass_wsr_lend_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_lend_args,
+- 1, Iclass_xt_iclass_xsr_lend_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_lcount_args,
+- 1, Iclass_xt_iclass_rsr_lcount_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_lcount_args,
+- 2, Iclass_xt_iclass_wsr_lcount_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_lcount_args,
+- 2, Iclass_xt_iclass_xsr_lcount_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_lbeg_args,
+- 1, Iclass_xt_iclass_rsr_lbeg_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_lbeg_args,
+- 1, Iclass_xt_iclass_wsr_lbeg_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_lbeg_args,
+- 1, Iclass_xt_iclass_xsr_lbeg_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_sar_args,
+- 1, Iclass_xt_iclass_rsr_sar_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_sar_args,
+- 2, Iclass_xt_iclass_wsr_sar_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_sar_args,
+- 1, Iclass_xt_iclass_xsr_sar_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_litbase_args,
+- 2, Iclass_xt_iclass_rsr_litbase_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_litbase_args,
+- 2, Iclass_xt_iclass_wsr_litbase_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_litbase_args,
+- 2, Iclass_xt_iclass_xsr_litbase_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_176_args,
+- 2, Iclass_xt_iclass_rsr_176_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_208_args,
+- 2, Iclass_xt_iclass_rsr_208_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ps_args,
+- 7, Iclass_xt_iclass_rsr_ps_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ps_args,
+- 7, Iclass_xt_iclass_wsr_ps_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ps_args,
+- 7, Iclass_xt_iclass_xsr_ps_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_epc1_args,
+- 3, Iclass_xt_iclass_rsr_epc1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_epc1_args,
+- 3, Iclass_xt_iclass_wsr_epc1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_epc1_args,
+- 3, Iclass_xt_iclass_xsr_epc1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_excsave1_args,
+- 3, Iclass_xt_iclass_rsr_excsave1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_excsave1_args,
+- 3, Iclass_xt_iclass_wsr_excsave1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_excsave1_args,
+- 3, Iclass_xt_iclass_xsr_excsave1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_epc2_args,
+- 3, Iclass_xt_iclass_rsr_epc2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_epc2_args,
+- 3, Iclass_xt_iclass_wsr_epc2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_epc2_args,
+- 3, Iclass_xt_iclass_xsr_epc2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_excsave2_args,
+- 3, Iclass_xt_iclass_rsr_excsave2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_excsave2_args,
+- 3, Iclass_xt_iclass_wsr_excsave2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_excsave2_args,
+- 3, Iclass_xt_iclass_xsr_excsave2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_epc3_args,
+- 3, Iclass_xt_iclass_rsr_epc3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_epc3_args,
+- 3, Iclass_xt_iclass_wsr_epc3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_epc3_args,
+- 3, Iclass_xt_iclass_xsr_epc3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_excsave3_args,
+- 3, Iclass_xt_iclass_rsr_excsave3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_excsave3_args,
+- 3, Iclass_xt_iclass_wsr_excsave3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_excsave3_args,
+- 3, Iclass_xt_iclass_xsr_excsave3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_epc4_args,
+- 3, Iclass_xt_iclass_rsr_epc4_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_epc4_args,
+- 3, Iclass_xt_iclass_wsr_epc4_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_epc4_args,
+- 3, Iclass_xt_iclass_xsr_epc4_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_excsave4_args,
+- 3, Iclass_xt_iclass_rsr_excsave4_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_excsave4_args,
+- 3, Iclass_xt_iclass_wsr_excsave4_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_excsave4_args,
+- 3, Iclass_xt_iclass_xsr_excsave4_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_epc5_args,
+- 3, Iclass_xt_iclass_rsr_epc5_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_epc5_args,
+- 3, Iclass_xt_iclass_wsr_epc5_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_epc5_args,
+- 3, Iclass_xt_iclass_xsr_epc5_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_excsave5_args,
+- 3, Iclass_xt_iclass_rsr_excsave5_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_excsave5_args,
+- 3, Iclass_xt_iclass_wsr_excsave5_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_excsave5_args,
+- 3, Iclass_xt_iclass_xsr_excsave5_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_epc6_args,
+- 3, Iclass_xt_iclass_rsr_epc6_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_epc6_args,
+- 3, Iclass_xt_iclass_wsr_epc6_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_epc6_args,
+- 3, Iclass_xt_iclass_xsr_epc6_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_excsave6_args,
+- 3, Iclass_xt_iclass_rsr_excsave6_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_excsave6_args,
+- 3, Iclass_xt_iclass_wsr_excsave6_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_excsave6_args,
+- 3, Iclass_xt_iclass_xsr_excsave6_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_epc7_args,
+- 3, Iclass_xt_iclass_rsr_epc7_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_epc7_args,
+- 3, Iclass_xt_iclass_wsr_epc7_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_epc7_args,
+- 3, Iclass_xt_iclass_xsr_epc7_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_excsave7_args,
+- 3, Iclass_xt_iclass_rsr_excsave7_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_excsave7_args,
+- 3, Iclass_xt_iclass_wsr_excsave7_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_excsave7_args,
+- 3, Iclass_xt_iclass_xsr_excsave7_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_eps2_args,
+- 3, Iclass_xt_iclass_rsr_eps2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_eps2_args,
+- 3, Iclass_xt_iclass_wsr_eps2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_eps2_args,
+- 3, Iclass_xt_iclass_xsr_eps2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_eps3_args,
+- 3, Iclass_xt_iclass_rsr_eps3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_eps3_args,
+- 3, Iclass_xt_iclass_wsr_eps3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_eps3_args,
+- 3, Iclass_xt_iclass_xsr_eps3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_eps4_args,
+- 3, Iclass_xt_iclass_rsr_eps4_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_eps4_args,
+- 3, Iclass_xt_iclass_wsr_eps4_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_eps4_args,
+- 3, Iclass_xt_iclass_xsr_eps4_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_eps5_args,
+- 3, Iclass_xt_iclass_rsr_eps5_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_eps5_args,
+- 3, Iclass_xt_iclass_wsr_eps5_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_eps5_args,
+- 3, Iclass_xt_iclass_xsr_eps5_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_eps6_args,
+- 3, Iclass_xt_iclass_rsr_eps6_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_eps6_args,
+- 3, Iclass_xt_iclass_wsr_eps6_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_eps6_args,
+- 3, Iclass_xt_iclass_xsr_eps6_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_eps7_args,
+- 3, Iclass_xt_iclass_rsr_eps7_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_eps7_args,
+- 3, Iclass_xt_iclass_wsr_eps7_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_eps7_args,
+- 3, Iclass_xt_iclass_xsr_eps7_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_excvaddr_args,
+- 3, Iclass_xt_iclass_rsr_excvaddr_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_excvaddr_args,
+- 3, Iclass_xt_iclass_wsr_excvaddr_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_excvaddr_args,
+- 3, Iclass_xt_iclass_xsr_excvaddr_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_depc_args,
+- 3, Iclass_xt_iclass_rsr_depc_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_depc_args,
+- 3, Iclass_xt_iclass_wsr_depc_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_depc_args,
+- 3, Iclass_xt_iclass_xsr_depc_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_exccause_args,
+- 4, Iclass_xt_iclass_rsr_exccause_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_exccause_args,
+- 3, Iclass_xt_iclass_wsr_exccause_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_exccause_args,
+- 3, Iclass_xt_iclass_xsr_exccause_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_misc0_args,
+- 3, Iclass_xt_iclass_rsr_misc0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_misc0_args,
+- 3, Iclass_xt_iclass_wsr_misc0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_misc0_args,
+- 3, Iclass_xt_iclass_xsr_misc0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_misc1_args,
+- 3, Iclass_xt_iclass_rsr_misc1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_misc1_args,
+- 3, Iclass_xt_iclass_wsr_misc1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_misc1_args,
+- 3, Iclass_xt_iclass_xsr_misc1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_misc2_args,
+- 3, Iclass_xt_iclass_rsr_misc2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_misc2_args,
+- 3, Iclass_xt_iclass_wsr_misc2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_misc2_args,
+- 3, Iclass_xt_iclass_xsr_misc2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_misc3_args,
+- 3, Iclass_xt_iclass_rsr_misc3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_misc3_args,
+- 3, Iclass_xt_iclass_wsr_misc3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_misc3_args,
+- 3, Iclass_xt_iclass_xsr_misc3_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_prid_args,
+- 2, Iclass_xt_iclass_rsr_prid_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_vecbase_args,
+- 3, Iclass_xt_iclass_rsr_vecbase_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_vecbase_args,
+- 3, Iclass_xt_iclass_wsr_vecbase_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_vecbase_args,
+- 3, Iclass_xt_iclass_xsr_vecbase_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_mac16_aa_args,
+- 1, Iclass_xt_iclass_mac16_aa_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_mac16_ad_args,
+- 1, Iclass_xt_iclass_mac16_ad_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_mac16_da_args,
+- 1, Iclass_xt_iclass_mac16_da_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_mac16_dd_args,
+- 1, Iclass_xt_iclass_mac16_dd_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_mac16a_aa_args,
+- 1, Iclass_xt_iclass_mac16a_aa_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_mac16a_ad_args,
+- 1, Iclass_xt_iclass_mac16a_ad_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_mac16a_da_args,
+- 1, Iclass_xt_iclass_mac16a_da_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_mac16a_dd_args,
+- 1, Iclass_xt_iclass_mac16a_dd_stateArgs, 0, 0 },
+- { 4, Iclass_xt_iclass_mac16al_da_args,
+- 1, Iclass_xt_iclass_mac16al_da_stateArgs, 0, 0 },
+- { 4, Iclass_xt_iclass_mac16al_dd_args,
+- 1, Iclass_xt_iclass_mac16al_dd_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_mac16_l_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_mul16_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_rsr_m0_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_wsr_m0_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_xsr_m0_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_rsr_m1_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_wsr_m1_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_xsr_m1_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_rsr_m2_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_wsr_m2_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_xsr_m2_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_rsr_m3_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_wsr_m3_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_xsr_m3_args,
+- 0, 0, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_acclo_args,
+- 1, Iclass_xt_iclass_rsr_acclo_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_acclo_args,
+- 1, Iclass_xt_iclass_wsr_acclo_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_acclo_args,
+- 1, Iclass_xt_iclass_xsr_acclo_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_acchi_args,
+- 1, Iclass_xt_iclass_rsr_acchi_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_acchi_args,
+- 1, Iclass_xt_iclass_wsr_acchi_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_acchi_args,
+- 1, Iclass_xt_iclass_xsr_acchi_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rfi_args,
+- 21, Iclass_xt_iclass_rfi_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wait_args,
+- 3, Iclass_xt_iclass_wait_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_interrupt_args,
+- 3, Iclass_xt_iclass_rsr_interrupt_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_intset_args,
+- 4, Iclass_xt_iclass_wsr_intset_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_intclear_args,
+- 4, Iclass_xt_iclass_wsr_intclear_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_intenable_args,
+- 3, Iclass_xt_iclass_rsr_intenable_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_intenable_args,
+- 3, Iclass_xt_iclass_wsr_intenable_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_intenable_args,
+- 3, Iclass_xt_iclass_xsr_intenable_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_break_args,
+- 2, Iclass_xt_iclass_break_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_break_n_args,
+- 2, Iclass_xt_iclass_break_n_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_dbreaka0_args,
+- 3, Iclass_xt_iclass_rsr_dbreaka0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_dbreaka0_args,
+- 4, Iclass_xt_iclass_wsr_dbreaka0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_dbreaka0_args,
+- 4, Iclass_xt_iclass_xsr_dbreaka0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_dbreakc0_args,
+- 3, Iclass_xt_iclass_rsr_dbreakc0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_dbreakc0_args,
+- 4, Iclass_xt_iclass_wsr_dbreakc0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_dbreakc0_args,
+- 4, Iclass_xt_iclass_xsr_dbreakc0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_dbreaka1_args,
+- 3, Iclass_xt_iclass_rsr_dbreaka1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_dbreaka1_args,
+- 4, Iclass_xt_iclass_wsr_dbreaka1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_dbreaka1_args,
+- 4, Iclass_xt_iclass_xsr_dbreaka1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_dbreakc1_args,
+- 3, Iclass_xt_iclass_rsr_dbreakc1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_dbreakc1_args,
+- 4, Iclass_xt_iclass_wsr_dbreakc1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_dbreakc1_args,
+- 4, Iclass_xt_iclass_xsr_dbreakc1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ibreaka0_args,
+- 3, Iclass_xt_iclass_rsr_ibreaka0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ibreaka0_args,
+- 3, Iclass_xt_iclass_wsr_ibreaka0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ibreaka0_args,
+- 3, Iclass_xt_iclass_xsr_ibreaka0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ibreaka1_args,
+- 3, Iclass_xt_iclass_rsr_ibreaka1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ibreaka1_args,
+- 3, Iclass_xt_iclass_wsr_ibreaka1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ibreaka1_args,
+- 3, Iclass_xt_iclass_xsr_ibreaka1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ibreakenable_args,
+- 3, Iclass_xt_iclass_rsr_ibreakenable_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ibreakenable_args,
+- 3, Iclass_xt_iclass_wsr_ibreakenable_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ibreakenable_args,
+- 3, Iclass_xt_iclass_xsr_ibreakenable_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_debugcause_args,
+- 4, Iclass_xt_iclass_rsr_debugcause_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_debugcause_args,
+- 4, Iclass_xt_iclass_wsr_debugcause_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_debugcause_args,
+- 4, Iclass_xt_iclass_xsr_debugcause_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_icount_args,
+- 3, Iclass_xt_iclass_rsr_icount_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_icount_args,
+- 4, Iclass_xt_iclass_wsr_icount_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_icount_args,
+- 4, Iclass_xt_iclass_xsr_icount_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_icountlevel_args,
+- 3, Iclass_xt_iclass_rsr_icountlevel_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_icountlevel_args,
+- 3, Iclass_xt_iclass_wsr_icountlevel_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_icountlevel_args,
+- 3, Iclass_xt_iclass_xsr_icountlevel_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ddr_args,
+- 3, Iclass_xt_iclass_rsr_ddr_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ddr_args,
+- 4, Iclass_xt_iclass_wsr_ddr_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ddr_args,
+- 4, Iclass_xt_iclass_xsr_ddr_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rfdo_args,
+- 10, Iclass_xt_iclass_rfdo_stateArgs, 0, 0 },
+- { 0, 0 /* xt_iclass_rfdd */,
+- 1, Iclass_xt_iclass_rfdd_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_mmid_args,
+- 3, Iclass_xt_iclass_wsr_mmid_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_bbool1_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_bbool4_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_bbool8_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_bbranch_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_bmove_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_RSR_BR_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_WSR_BR_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_XSR_BR_args,
+- 0, 0, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ccount_args,
+- 3, Iclass_xt_iclass_rsr_ccount_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ccount_args,
+- 4, Iclass_xt_iclass_wsr_ccount_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ccount_args,
+- 4, Iclass_xt_iclass_xsr_ccount_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ccompare0_args,
+- 3, Iclass_xt_iclass_rsr_ccompare0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ccompare0_args,
+- 4, Iclass_xt_iclass_wsr_ccompare0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ccompare0_args,
+- 4, Iclass_xt_iclass_xsr_ccompare0_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ccompare1_args,
+- 3, Iclass_xt_iclass_rsr_ccompare1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ccompare1_args,
+- 4, Iclass_xt_iclass_wsr_ccompare1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ccompare1_args,
+- 4, Iclass_xt_iclass_xsr_ccompare1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ccompare2_args,
+- 3, Iclass_xt_iclass_rsr_ccompare2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ccompare2_args,
+- 4, Iclass_xt_iclass_wsr_ccompare2_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ccompare2_args,
+- 4, Iclass_xt_iclass_xsr_ccompare2_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_icache_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_icache_lock_args,
+- 2, Iclass_xt_iclass_icache_lock_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_icache_inv_args,
+- 2, Iclass_xt_iclass_icache_inv_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_licx_args,
+- 2, Iclass_xt_iclass_licx_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_sicx_args,
+- 2, Iclass_xt_iclass_sicx_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_dcache_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_dcache_ind_args,
+- 2, Iclass_xt_iclass_dcache_ind_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_dcache_inv_args,
+- 2, Iclass_xt_iclass_dcache_inv_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_dpf_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_dcache_lock_args,
+- 2, Iclass_xt_iclass_dcache_lock_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_sdct_args,
+- 2, Iclass_xt_iclass_sdct_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_ldct_args,
+- 2, Iclass_xt_iclass_ldct_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_ptevaddr_args,
+- 4, Iclass_xt_iclass_wsr_ptevaddr_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_ptevaddr_args,
+- 4, Iclass_xt_iclass_rsr_ptevaddr_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_ptevaddr_args,
+- 5, Iclass_xt_iclass_xsr_ptevaddr_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_rasid_args,
+- 5, Iclass_xt_iclass_rsr_rasid_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_rasid_args,
+- 6, Iclass_xt_iclass_wsr_rasid_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_rasid_args,
+- 6, Iclass_xt_iclass_xsr_rasid_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_itlbcfg_args,
+- 3, Iclass_xt_iclass_rsr_itlbcfg_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_itlbcfg_args,
+- 4, Iclass_xt_iclass_wsr_itlbcfg_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_itlbcfg_args,
+- 4, Iclass_xt_iclass_xsr_itlbcfg_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_dtlbcfg_args,
+- 3, Iclass_xt_iclass_rsr_dtlbcfg_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_dtlbcfg_args,
+- 4, Iclass_xt_iclass_wsr_dtlbcfg_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_dtlbcfg_args,
+- 4, Iclass_xt_iclass_xsr_dtlbcfg_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_idtlb_args,
+- 3, Iclass_xt_iclass_idtlb_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_rdtlb_args,
+- 2, Iclass_xt_iclass_rdtlb_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_wdtlb_args,
+- 3, Iclass_xt_iclass_wdtlb_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_iitlb_args,
+- 2, Iclass_xt_iclass_iitlb_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_ritlb_args,
+- 2, Iclass_xt_iclass_ritlb_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_witlb_args,
+- 2, Iclass_xt_iclass_witlb_stateArgs, 0, 0 },
+- { 0, 0 /* xt_iclass_ldpte */,
+- 2, Iclass_xt_iclass_ldpte_stateArgs, 0, 0 },
+- { 0, 0 /* xt_iclass_hwwitlba */,
+- 1, Iclass_xt_iclass_hwwitlba_stateArgs, 0, 0 },
+- { 0, 0 /* xt_iclass_hwwdtlba */,
+- 1, Iclass_xt_iclass_hwwdtlba_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_cpenable_args,
+- 3, Iclass_xt_iclass_rsr_cpenable_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_cpenable_args,
+- 3, Iclass_xt_iclass_wsr_cpenable_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_cpenable_args,
+- 3, Iclass_xt_iclass_xsr_cpenable_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_clamp_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_minmax_args,
+- 0, 0, 0, 0 },
+- { 2, Iclass_xt_iclass_nsa_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_sx_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_l32ai_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_s32ri_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_s32c1i_args,
+- 2, Iclass_xt_iclass_s32c1i_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_rsr_scompare1_args,
+- 1, Iclass_xt_iclass_rsr_scompare1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_wsr_scompare1_args,
+- 1, Iclass_xt_iclass_wsr_scompare1_stateArgs, 0, 0 },
+- { 1, Iclass_xt_iclass_xsr_scompare1_args,
+- 1, Iclass_xt_iclass_xsr_scompare1_stateArgs, 0, 0 },
+- { 3, Iclass_xt_iclass_div_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_mul32_args,
+- 0, 0, 0, 0 },
+- { 1, Iclass_rur_fcr_args,
+- 9, Iclass_rur_fcr_stateArgs, 0, 0 },
+- { 1, Iclass_wur_fcr_args,
+- 9, Iclass_wur_fcr_stateArgs, 0, 0 },
+- { 1, Iclass_rur_fsr_args,
+- 8, Iclass_rur_fsr_stateArgs, 0, 0 },
+- { 1, Iclass_wur_fsr_args,
+- 8, Iclass_wur_fsr_stateArgs, 0, 0 },
+- { 3, Iclass_fp_args,
+- 2, Iclass_fp_stateArgs, 0, 0 },
+- { 3, Iclass_fp_mac_args,
+- 2, Iclass_fp_mac_stateArgs, 0, 0 },
+- { 3, Iclass_fp_cmov_args,
+- 1, Iclass_fp_cmov_stateArgs, 0, 0 },
+- { 3, Iclass_fp_mov_args,
+- 1, Iclass_fp_mov_stateArgs, 0, 0 },
+- { 2, Iclass_fp_mov2_args,
+- 1, Iclass_fp_mov2_stateArgs, 0, 0 },
+- { 3, Iclass_fp_cmp_args,
+- 1, Iclass_fp_cmp_stateArgs, 0, 0 },
+- { 3, Iclass_fp_float_args,
+- 2, Iclass_fp_float_stateArgs, 0, 0 },
+- { 3, Iclass_fp_int_args,
+- 1, Iclass_fp_int_stateArgs, 0, 0 },
+- { 2, Iclass_fp_rfr_args,
+- 1, Iclass_fp_rfr_stateArgs, 0, 0 },
+- { 2, Iclass_fp_wfr_args,
+- 1, Iclass_fp_wfr_stateArgs, 0, 0 },
+- { 3, Iclass_fp_lsi_args,
+- 1, Iclass_fp_lsi_stateArgs, 0, 0 },
+- { 3, Iclass_fp_lsiu_args,
+- 1, Iclass_fp_lsiu_stateArgs, 0, 0 },
+- { 3, Iclass_fp_lsx_args,
+- 1, Iclass_fp_lsx_stateArgs, 0, 0 },
+- { 3, Iclass_fp_lsxu_args,
+- 1, Iclass_fp_lsxu_stateArgs, 0, 0 },
+- { 3, Iclass_fp_ssi_args,
+- 1, Iclass_fp_ssi_stateArgs, 0, 0 },
+- { 3, Iclass_fp_ssiu_args,
+- 1, Iclass_fp_ssiu_stateArgs, 0, 0 },
+- { 3, Iclass_fp_ssx_args,
+- 1, Iclass_fp_ssx_stateArgs, 0, 0 },
+- { 3, Iclass_fp_ssxu_args,
+- 1, Iclass_fp_ssxu_stateArgs, 0, 0 },
+- { 2, Iclass_xt_iclass_wb18_0_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_wb18_1_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_wb18_2_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_wb18_3_args,
+- 0, 0, 0, 0 },
+- { 3, Iclass_xt_iclass_wb18_4_args,
+- 0, 0, 0, 0 }
+-};
+-
+-
+-/* Opcode encodings. */
+-
+-static void
+-Opcode_excw_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2080;
+-}
+-
+-static void
+-Opcode_rfe_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3000;
+-}
+-
+-static void
+-Opcode_rfde_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3200;
+-}
+-
+-static void
+-Opcode_syscall_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5000;
+-}
+-
+-static void
+-Opcode_simcall_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5100;
+-}
+-
+-static void
+-Opcode_call12_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x35;
+-}
+-
+-static void
+-Opcode_call8_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x25;
+-}
+-
+-static void
+-Opcode_call4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x15;
+-}
+-
+-static void
+-Opcode_callx12_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf0;
+-}
+-
+-static void
+-Opcode_callx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe0;
+-}
+-
+-static void
+-Opcode_callx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd0;
+-}
+-
+-static void
+-Opcode_entry_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x36;
+-}
+-
+-static void
+-Opcode_movsp_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1000;
+-}
+-
+-static void
+-Opcode_rotw_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x408000;
+-}
+-
+-static void
+-Opcode_retw_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x90;
+-}
+-
+-static void
+-Opcode_retw_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf01d;
+-}
+-
+-static void
+-Opcode_rfwo_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3400;
+-}
+-
+-static void
+-Opcode_rfwu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3500;
+-}
+-
+-static void
+-Opcode_l32e_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x90000;
+-}
+-
+-static void
+-Opcode_s32e_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x490000;
+-}
+-
+-static void
+-Opcode_rsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x34800;
+-}
+-
+-static void
+-Opcode_wsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x134800;
+-}
+-
+-static void
+-Opcode_xsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x614800;
+-}
+-
+-static void
+-Opcode_rsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x34900;
+-}
+-
+-static void
+-Opcode_wsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x134900;
+-}
+-
+-static void
+-Opcode_xsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x614900;
+-}
+-
+-static void
+-Opcode_add_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa;
+-}
+-
+-static void
+-Opcode_addi_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb;
+-}
+-
+-static void
+-Opcode_addi_n_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3000;
+-}
+-
+-static void
+-Opcode_beqz_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8c;
+-}
+-
+-static void
+-Opcode_bnez_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xcc;
+-}
+-
+-static void
+-Opcode_ill_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf06d;
+-}
+-
+-static void
+-Opcode_l32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8;
+-}
+-
+-static void
+-Opcode_mov_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd;
+-}
+-
+-static void
+-Opcode_mov_n_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6000;
+-}
+-
+-static void
+-Opcode_mov_n_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa3000;
+-}
+-
+-static void
+-Opcode_mov_n_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc080;
+-}
+-
+-static void
+-Opcode_movi_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc;
+-}
+-
+-static void
+-Opcode_movi_n_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc000;
+-}
+-
+-static void
+-Opcode_nop_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf03d;
+-}
+-
+-static void
+-Opcode_ret_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf00d;
+-}
+-
+-static void
+-Opcode_s32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9;
+-}
+-
+-static void
+-Opcode_rur_threadptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe30e70;
+-}
+-
+-static void
+-Opcode_wur_threadptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf3e700;
+-}
+-
+-static void
+-Opcode_addi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc002;
+-}
+-
+-static void
+-Opcode_addi_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x60000;
+-}
+-
+-static void
+-Opcode_addi_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200c00;
+-}
+-
+-static void
+-Opcode_addmi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd002;
+-}
+-
+-static void
+-Opcode_addmi_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x70000;
+-}
+-
+-static void
+-Opcode_addmi_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200d00;
+-}
+-
+-static void
+-Opcode_add_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x800000;
+-}
+-
+-static void
+-Opcode_add_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x92000;
+-}
+-
+-static void
+-Opcode_add_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2000;
+-}
+-
+-static void
+-Opcode_add_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x80000;
+-}
+-
+-static void
+-Opcode_sub_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc00000;
+-}
+-
+-static void
+-Opcode_sub_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa8000;
+-}
+-
+-static void
+-Opcode_sub_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa000;
+-}
+-
+-static void
+-Opcode_sub_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc0000;
+-}
+-
+-static void
+-Opcode_addx2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x900000;
+-}
+-
+-static void
+-Opcode_addx2_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x94000;
+-}
+-
+-static void
+-Opcode_addx2_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4000;
+-}
+-
+-static void
+-Opcode_addx2_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x90000;
+-}
+-
+-static void
+-Opcode_addx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa00000;
+-}
+-
+-static void
+-Opcode_addx4_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x98000;
+-}
+-
+-static void
+-Opcode_addx4_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5000;
+-}
+-
+-static void
+-Opcode_addx4_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa0000;
+-}
+-
+-static void
+-Opcode_addx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb00000;
+-}
+-
+-static void
+-Opcode_addx8_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x93000;
+-}
+-
+-static void
+-Opcode_addx8_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb0000;
+-}
+-
+-static void
+-Opcode_subx2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd00000;
+-}
+-
+-static void
+-Opcode_subx2_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd0000;
+-}
+-
+-static void
+-Opcode_subx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe00000;
+-}
+-
+-static void
+-Opcode_subx4_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe0000;
+-}
+-
+-static void
+-Opcode_subx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf00000;
+-}
+-
+-static void
+-Opcode_subx8_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf0000;
+-}
+-
+-static void
+-Opcode_and_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x100000;
+-}
+-
+-static void
+-Opcode_and_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x95000;
+-}
+-
+-static void
+-Opcode_and_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6000;
+-}
+-
+-static void
+-Opcode_and_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x10000;
+-}
+-
+-static void
+-Opcode_or_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200000;
+-}
+-
+-static void
+-Opcode_or_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9e000;
+-}
+-
+-static void
+-Opcode_or_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7000;
+-}
+-
+-static void
+-Opcode_or_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x20000;
+-}
+-
+-static void
+-Opcode_xor_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x300000;
+-}
+-
+-static void
+-Opcode_xor_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb0000;
+-}
+-
+-static void
+-Opcode_xor_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb000;
+-}
+-
+-static void
+-Opcode_xor_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x30000;
+-}
+-
+-static void
+-Opcode_beqi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x26;
+-}
+-
+-static void
+-Opcode_bnei_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x66;
+-}
+-
+-static void
+-Opcode_bgei_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe6;
+-}
+-
+-static void
+-Opcode_blti_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa6;
+-}
+-
+-static void
+-Opcode_bbci_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6007;
+-}
+-
+-static void
+-Opcode_bbsi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe007;
+-}
+-
+-static void
+-Opcode_bgeui_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf6;
+-}
+-
+-static void
+-Opcode_bltui_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb6;
+-}
+-
+-static void
+-Opcode_beq_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1007;
+-}
+-
+-static void
+-Opcode_bne_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9007;
+-}
+-
+-static void
+-Opcode_bge_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa007;
+-}
+-
+-static void
+-Opcode_blt_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2007;
+-}
+-
+-static void
+-Opcode_bgeu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb007;
+-}
+-
+-static void
+-Opcode_bltu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3007;
+-}
+-
+-static void
+-Opcode_bany_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8007;
+-}
+-
+-static void
+-Opcode_bnone_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7;
+-}
+-
+-static void
+-Opcode_ball_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4007;
+-}
+-
+-static void
+-Opcode_bnall_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc007;
+-}
+-
+-static void
+-Opcode_bbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5007;
+-}
+-
+-static void
+-Opcode_bbs_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd007;
+-}
+-
+-static void
+-Opcode_beqz_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x16;
+-}
+-
+-static void
+-Opcode_bnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x56;
+-}
+-
+-static void
+-Opcode_bgez_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd6;
+-}
+-
+-static void
+-Opcode_bltz_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x96;
+-}
+-
+-static void
+-Opcode_call0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5;
+-}
+-
+-static void
+-Opcode_callx0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc0;
+-}
+-
+-static void
+-Opcode_extui_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40000;
+-}
+-
+-static void
+-Opcode_extui_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40000;
+-}
+-
+-static void
+-Opcode_extui_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4000;
+-}
+-
+-static void
+-Opcode_ill_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0;
+-}
+-
+-static void
+-Opcode_j_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6;
+-}
+-
+-static void
+-Opcode_j_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc0000;
+-}
+-
+-static void
+-Opcode_jx_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa0;
+-}
+-
+-static void
+-Opcode_jx_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa3010;
+-}
+-
+-static void
+-Opcode_l16ui_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1002;
+-}
+-
+-static void
+-Opcode_l16ui_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200100;
+-}
+-
+-static void
+-Opcode_l16si_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9002;
+-}
+-
+-static void
+-Opcode_l16si_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200900;
+-}
+-
+-static void
+-Opcode_l32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2002;
+-}
+-
+-static void
+-Opcode_l32i_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200200;
+-}
+-
+-static void
+-Opcode_l32r_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1;
+-}
+-
+-static void
+-Opcode_l32r_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x100000;
+-}
+-
+-static void
+-Opcode_l8ui_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2;
+-}
+-
+-static void
+-Opcode_l8ui_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200000;
+-}
+-
+-static void
+-Opcode_loop_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8076;
+-}
+-
+-static void
+-Opcode_loopnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9076;
+-}
+-
+-static void
+-Opcode_loopgtz_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa076;
+-}
+-
+-static void
+-Opcode_movi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa002;
+-}
+-
+-static void
+-Opcode_movi_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x80000;
+-}
+-
+-static void
+-Opcode_movi_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200a00;
+-}
+-
+-static void
+-Opcode_moveqz_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x830000;
+-}
+-
+-static void
+-Opcode_moveqz_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x96000;
+-}
+-
+-static void
+-Opcode_moveqz_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x83000;
+-}
+-
+-static void
+-Opcode_movnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x930000;
+-}
+-
+-static void
+-Opcode_movnez_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9a000;
+-}
+-
+-static void
+-Opcode_movnez_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x93000;
+-}
+-
+-static void
+-Opcode_movltz_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa30000;
+-}
+-
+-static void
+-Opcode_movltz_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x99000;
+-}
+-
+-static void
+-Opcode_movltz_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa3000;
+-}
+-
+-static void
+-Opcode_movgez_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb30000;
+-}
+-
+-static void
+-Opcode_movgez_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x97000;
+-}
+-
+-static void
+-Opcode_movgez_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb3000;
+-}
+-
+-static void
+-Opcode_neg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x600000;
+-}
+-
+-static void
+-Opcode_neg_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa5000;
+-}
+-
+-static void
+-Opcode_neg_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd100;
+-}
+-
+-static void
+-Opcode_neg_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x60000;
+-}
+-
+-static void
+-Opcode_abs_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x600100;
+-}
+-
+-static void
+-Opcode_abs_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd000;
+-}
+-
+-static void
+-Opcode_abs_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x60010;
+-}
+-
+-static void
+-Opcode_nop_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x20f0;
+-}
+-
+-static void
+-Opcode_nop_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa3040;
+-}
+-
+-static void
+-Opcode_nop_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc090;
+-}
+-
+-static void
+-Opcode_nop_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc8000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_nop_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x20f;
+-}
+-
+-static void
+-Opcode_ret_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x80;
+-}
+-
+-static void
+-Opcode_s16i_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5002;
+-}
+-
+-static void
+-Opcode_s16i_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200500;
+-}
+-
+-static void
+-Opcode_s32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6002;
+-}
+-
+-static void
+-Opcode_s32i_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200600;
+-}
+-
+-static void
+-Opcode_s8i_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4002;
+-}
+-
+-static void
+-Opcode_s8i_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x200400;
+-}
+-
+-static void
+-Opcode_ssr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x400000;
+-}
+-
+-static void
+-Opcode_ssr_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40000;
+-}
+-
+-static void
+-Opcode_ssl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x401000;
+-}
+-
+-static void
+-Opcode_ssl_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa3020;
+-}
+-
+-static void
+-Opcode_ssl_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40100;
+-}
+-
+-static void
+-Opcode_ssa8l_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x402000;
+-}
+-
+-static void
+-Opcode_ssa8l_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40200;
+-}
+-
+-static void
+-Opcode_ssa8b_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x403000;
+-}
+-
+-static void
+-Opcode_ssa8b_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40300;
+-}
+-
+-static void
+-Opcode_ssai_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x404000;
+-}
+-
+-static void
+-Opcode_ssai_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40400;
+-}
+-
+-static void
+-Opcode_sll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa10000;
+-}
+-
+-static void
+-Opcode_sll_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa6000;
+-}
+-
+-static void
+-Opcode_sll_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa1000;
+-}
+-
+-static void
+-Opcode_src_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x810000;
+-}
+-
+-static void
+-Opcode_src_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa2000;
+-}
+-
+-static void
+-Opcode_src_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x81000;
+-}
+-
+-static void
+-Opcode_srl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x910000;
+-}
+-
+-static void
+-Opcode_srl_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa5200;
+-}
+-
+-static void
+-Opcode_srl_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd400;
+-}
+-
+-static void
+-Opcode_srl_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x91000;
+-}
+-
+-static void
+-Opcode_sra_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb10000;
+-}
+-
+-static void
+-Opcode_sra_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa5100;
+-}
+-
+-static void
+-Opcode_sra_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd200;
+-}
+-
+-static void
+-Opcode_sra_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb1000;
+-}
+-
+-static void
+-Opcode_slli_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x10000;
+-}
+-
+-static void
+-Opcode_slli_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x90000;
+-}
+-
+-static void
+-Opcode_slli_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1000;
+-}
+-
+-static void
+-Opcode_srai_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x210000;
+-}
+-
+-static void
+-Opcode_srai_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa0000;
+-}
+-
+-static void
+-Opcode_srai_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe000;
+-}
+-
+-static void
+-Opcode_srai_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x21000;
+-}
+-
+-static void
+-Opcode_srli_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x410000;
+-}
+-
+-static void
+-Opcode_srli_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa4000;
+-}
+-
+-static void
+-Opcode_srli_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9000;
+-}
+-
+-static void
+-Opcode_srli_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x41000;
+-}
+-
+-static void
+-Opcode_memw_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x20c0;
+-}
+-
+-static void
+-Opcode_extw_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x20d0;
+-}
+-
+-static void
+-Opcode_isync_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2000;
+-}
+-
+-static void
+-Opcode_rsync_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2010;
+-}
+-
+-static void
+-Opcode_esync_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2020;
+-}
+-
+-static void
+-Opcode_dsync_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2030;
+-}
+-
+-static void
+-Opcode_rsil_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6000;
+-}
+-
+-static void
+-Opcode_rsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x30100;
+-}
+-
+-static void
+-Opcode_wsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x130100;
+-}
+-
+-static void
+-Opcode_xsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x610100;
+-}
+-
+-static void
+-Opcode_rsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x30200;
+-}
+-
+-static void
+-Opcode_wsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x130200;
+-}
+-
+-static void
+-Opcode_xsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x610200;
+-}
+-
+-static void
+-Opcode_rsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x30000;
+-}
+-
+-static void
+-Opcode_wsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x130000;
+-}
+-
+-static void
+-Opcode_xsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x610000;
+-}
+-
+-static void
+-Opcode_rsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x30300;
+-}
+-
+-static void
+-Opcode_wsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x130300;
+-}
+-
+-static void
+-Opcode_xsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x610300;
+-}
+-
+-static void
+-Opcode_rsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x30500;
+-}
+-
+-static void
+-Opcode_wsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x130500;
+-}
+-
+-static void
+-Opcode_xsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x610500;
+-}
+-
+-static void
+-Opcode_rsr_176_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b000;
+-}
+-
+-static void
+-Opcode_rsr_208_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3d000;
+-}
+-
+-static void
+-Opcode_rsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3e600;
+-}
+-
+-static void
+-Opcode_wsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13e600;
+-}
+-
+-static void
+-Opcode_xsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61e600;
+-}
+-
+-static void
+-Opcode_rsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b100;
+-}
+-
+-static void
+-Opcode_wsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13b100;
+-}
+-
+-static void
+-Opcode_xsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61b100;
+-}
+-
+-static void
+-Opcode_rsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3d100;
+-}
+-
+-static void
+-Opcode_wsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13d100;
+-}
+-
+-static void
+-Opcode_xsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61d100;
+-}
+-
+-static void
+-Opcode_rsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b200;
+-}
+-
+-static void
+-Opcode_wsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13b200;
+-}
+-
+-static void
+-Opcode_xsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61b200;
+-}
+-
+-static void
+-Opcode_rsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3d200;
+-}
+-
+-static void
+-Opcode_wsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13d200;
+-}
+-
+-static void
+-Opcode_xsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61d200;
+-}
+-
+-static void
+-Opcode_rsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b300;
+-}
+-
+-static void
+-Opcode_wsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13b300;
+-}
+-
+-static void
+-Opcode_xsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61b300;
+-}
+-
+-static void
+-Opcode_rsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3d300;
+-}
+-
+-static void
+-Opcode_wsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13d300;
+-}
+-
+-static void
+-Opcode_xsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61d300;
+-}
+-
+-static void
+-Opcode_rsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b400;
+-}
+-
+-static void
+-Opcode_wsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13b400;
+-}
+-
+-static void
+-Opcode_xsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61b400;
+-}
+-
+-static void
+-Opcode_rsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3d400;
+-}
+-
+-static void
+-Opcode_wsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13d400;
+-}
+-
+-static void
+-Opcode_xsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61d400;
+-}
+-
+-static void
+-Opcode_rsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b500;
+-}
+-
+-static void
+-Opcode_wsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13b500;
+-}
+-
+-static void
+-Opcode_xsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61b500;
+-}
+-
+-static void
+-Opcode_rsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3d500;
+-}
+-
+-static void
+-Opcode_wsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13d500;
+-}
+-
+-static void
+-Opcode_xsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61d500;
+-}
+-
+-static void
+-Opcode_rsr_epc6_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b600;
+-}
+-
+-static void
+-Opcode_wsr_epc6_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13b600;
+-}
+-
+-static void
+-Opcode_xsr_epc6_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61b600;
+-}
+-
+-static void
+-Opcode_rsr_excsave6_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3d600;
+-}
+-
+-static void
+-Opcode_wsr_excsave6_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13d600;
+-}
+-
+-static void
+-Opcode_xsr_excsave6_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61d600;
+-}
+-
+-static void
+-Opcode_rsr_epc7_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b700;
+-}
+-
+-static void
+-Opcode_wsr_epc7_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13b700;
+-}
+-
+-static void
+-Opcode_xsr_epc7_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61b700;
+-}
+-
+-static void
+-Opcode_rsr_excsave7_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3d700;
+-}
+-
+-static void
+-Opcode_wsr_excsave7_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13d700;
+-}
+-
+-static void
+-Opcode_xsr_excsave7_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61d700;
+-}
+-
+-static void
+-Opcode_rsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3c200;
+-}
+-
+-static void
+-Opcode_wsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13c200;
+-}
+-
+-static void
+-Opcode_xsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61c200;
+-}
+-
+-static void
+-Opcode_rsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3c300;
+-}
+-
+-static void
+-Opcode_wsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13c300;
+-}
+-
+-static void
+-Opcode_xsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61c300;
+-}
+-
+-static void
+-Opcode_rsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3c400;
+-}
+-
+-static void
+-Opcode_wsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13c400;
+-}
+-
+-static void
+-Opcode_xsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61c400;
+-}
+-
+-static void
+-Opcode_rsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3c500;
+-}
+-
+-static void
+-Opcode_wsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13c500;
+-}
+-
+-static void
+-Opcode_xsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61c500;
+-}
+-
+-static void
+-Opcode_rsr_eps6_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3c600;
+-}
+-
+-static void
+-Opcode_wsr_eps6_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13c600;
+-}
+-
+-static void
+-Opcode_xsr_eps6_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61c600;
+-}
+-
+-static void
+-Opcode_rsr_eps7_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3c700;
+-}
+-
+-static void
+-Opcode_wsr_eps7_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13c700;
+-}
+-
+-static void
+-Opcode_xsr_eps7_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61c700;
+-}
+-
+-static void
+-Opcode_rsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3ee00;
+-}
+-
+-static void
+-Opcode_wsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13ee00;
+-}
+-
+-static void
+-Opcode_xsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61ee00;
+-}
+-
+-static void
+-Opcode_rsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3c000;
+-}
+-
+-static void
+-Opcode_wsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13c000;
+-}
+-
+-static void
+-Opcode_xsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61c000;
+-}
+-
+-static void
+-Opcode_rsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3e800;
+-}
+-
+-static void
+-Opcode_wsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13e800;
+-}
+-
+-static void
+-Opcode_xsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61e800;
+-}
+-
+-static void
+-Opcode_rsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3f400;
+-}
+-
+-static void
+-Opcode_wsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13f400;
+-}
+-
+-static void
+-Opcode_xsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61f400;
+-}
+-
+-static void
+-Opcode_rsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3f500;
+-}
+-
+-static void
+-Opcode_wsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13f500;
+-}
+-
+-static void
+-Opcode_xsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61f500;
+-}
+-
+-static void
+-Opcode_rsr_misc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3f600;
+-}
+-
+-static void
+-Opcode_wsr_misc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13f600;
+-}
+-
+-static void
+-Opcode_xsr_misc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61f600;
+-}
+-
+-static void
+-Opcode_rsr_misc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3f700;
+-}
+-
+-static void
+-Opcode_wsr_misc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13f700;
+-}
+-
+-static void
+-Opcode_xsr_misc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61f700;
+-}
+-
+-static void
+-Opcode_rsr_prid_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3eb00;
+-}
+-
+-static void
+-Opcode_rsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3e700;
+-}
+-
+-static void
+-Opcode_wsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13e700;
+-}
+-
+-static void
+-Opcode_xsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61e700;
+-}
+-
+-static void
+-Opcode_mul_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x740004;
+-}
+-
+-static void
+-Opcode_mul_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x750004;
+-}
+-
+-static void
+-Opcode_mul_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x760004;
+-}
+-
+-static void
+-Opcode_mul_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x770004;
+-}
+-
+-static void
+-Opcode_umul_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x700004;
+-}
+-
+-static void
+-Opcode_umul_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x710004;
+-}
+-
+-static void
+-Opcode_umul_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x720004;
+-}
+-
+-static void
+-Opcode_umul_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x730004;
+-}
+-
+-static void
+-Opcode_mul_ad_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x340004;
+-}
+-
+-static void
+-Opcode_mul_ad_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x350004;
+-}
+-
+-static void
+-Opcode_mul_ad_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x360004;
+-}
+-
+-static void
+-Opcode_mul_ad_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x370004;
+-}
+-
+-static void
+-Opcode_mul_da_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x640004;
+-}
+-
+-static void
+-Opcode_mul_da_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x650004;
+-}
+-
+-static void
+-Opcode_mul_da_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x660004;
+-}
+-
+-static void
+-Opcode_mul_da_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x670004;
+-}
+-
+-static void
+-Opcode_mul_dd_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x240004;
+-}
+-
+-static void
+-Opcode_mul_dd_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x250004;
+-}
+-
+-static void
+-Opcode_mul_dd_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x260004;
+-}
+-
+-static void
+-Opcode_mul_dd_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x270004;
+-}
+-
+-static void
+-Opcode_mula_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x780004;
+-}
+-
+-static void
+-Opcode_mula_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x790004;
+-}
+-
+-static void
+-Opcode_mula_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7a0004;
+-}
+-
+-static void
+-Opcode_mula_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7b0004;
+-}
+-
+-static void
+-Opcode_muls_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7c0004;
+-}
+-
+-static void
+-Opcode_muls_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7d0004;
+-}
+-
+-static void
+-Opcode_muls_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7e0004;
+-}
+-
+-static void
+-Opcode_muls_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7f0004;
+-}
+-
+-static void
+-Opcode_mula_ad_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x380004;
+-}
+-
+-static void
+-Opcode_mula_ad_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x390004;
+-}
+-
+-static void
+-Opcode_mula_ad_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3a0004;
+-}
+-
+-static void
+-Opcode_mula_ad_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b0004;
+-}
+-
+-static void
+-Opcode_muls_ad_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3c0004;
+-}
+-
+-static void
+-Opcode_muls_ad_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3d0004;
+-}
+-
+-static void
+-Opcode_muls_ad_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3e0004;
+-}
+-
+-static void
+-Opcode_muls_ad_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3f0004;
+-}
+-
+-static void
+-Opcode_mula_da_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x680004;
+-}
+-
+-static void
+-Opcode_mula_da_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x690004;
+-}
+-
+-static void
+-Opcode_mula_da_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6a0004;
+-}
+-
+-static void
+-Opcode_mula_da_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6b0004;
+-}
+-
+-static void
+-Opcode_muls_da_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6c0004;
+-}
+-
+-static void
+-Opcode_muls_da_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6d0004;
+-}
+-
+-static void
+-Opcode_muls_da_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6e0004;
+-}
+-
+-static void
+-Opcode_muls_da_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6f0004;
+-}
+-
+-static void
+-Opcode_mula_dd_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x280004;
+-}
+-
+-static void
+-Opcode_mula_dd_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x290004;
+-}
+-
+-static void
+-Opcode_mula_dd_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2a0004;
+-}
+-
+-static void
+-Opcode_mula_dd_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2b0004;
+-}
+-
+-static void
+-Opcode_muls_dd_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2c0004;
+-}
+-
+-static void
+-Opcode_muls_dd_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2d0004;
+-}
+-
+-static void
+-Opcode_muls_dd_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2e0004;
+-}
+-
+-static void
+-Opcode_muls_dd_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2f0004;
+-}
+-
+-static void
+-Opcode_mula_da_ll_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x580004;
+-}
+-
+-static void
+-Opcode_mula_da_ll_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x480004;
+-}
+-
+-static void
+-Opcode_mula_da_hl_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x590004;
+-}
+-
+-static void
+-Opcode_mula_da_hl_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x490004;
+-}
+-
+-static void
+-Opcode_mula_da_lh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5a0004;
+-}
+-
+-static void
+-Opcode_mula_da_lh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4a0004;
+-}
+-
+-static void
+-Opcode_mula_da_hh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5b0004;
+-}
+-
+-static void
+-Opcode_mula_da_hh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4b0004;
+-}
+-
+-static void
+-Opcode_mula_dd_ll_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x180004;
+-}
+-
+-static void
+-Opcode_mula_dd_ll_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x80004;
+-}
+-
+-static void
+-Opcode_mula_dd_hl_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x190004;
+-}
+-
+-static void
+-Opcode_mula_dd_hl_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x90004;
+-}
+-
+-static void
+-Opcode_mula_dd_lh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1a0004;
+-}
+-
+-static void
+-Opcode_mula_dd_lh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa0004;
+-}
+-
+-static void
+-Opcode_mula_dd_hh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1b0004;
+-}
+-
+-static void
+-Opcode_mula_dd_hh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb0004;
+-}
+-
+-static void
+-Opcode_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x900004;
+-}
+-
+-static void
+-Opcode_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x800004;
+-}
+-
+-static void
+-Opcode_mul16u_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc10000;
+-}
+-
+-static void
+-Opcode_mul16u_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9b000;
+-}
+-
+-static void
+-Opcode_mul16u_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc1000;
+-}
+-
+-static void
+-Opcode_mul16s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd10000;
+-}
+-
+-static void
+-Opcode_mul16s_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9c000;
+-}
+-
+-static void
+-Opcode_mul16s_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd1000;
+-}
+-
+-static void
+-Opcode_rsr_m0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x32000;
+-}
+-
+-static void
+-Opcode_wsr_m0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x132000;
+-}
+-
+-static void
+-Opcode_xsr_m0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x612000;
+-}
+-
+-static void
+-Opcode_rsr_m1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x32100;
+-}
+-
+-static void
+-Opcode_wsr_m1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x132100;
+-}
+-
+-static void
+-Opcode_xsr_m1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x612100;
+-}
+-
+-static void
+-Opcode_rsr_m2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x32200;
+-}
+-
+-static void
+-Opcode_wsr_m2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x132200;
+-}
+-
+-static void
+-Opcode_xsr_m2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x612200;
+-}
+-
+-static void
+-Opcode_rsr_m3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x32300;
+-}
+-
+-static void
+-Opcode_wsr_m3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x132300;
+-}
+-
+-static void
+-Opcode_xsr_m3_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x612300;
+-}
+-
+-static void
+-Opcode_rsr_acclo_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x31000;
+-}
+-
+-static void
+-Opcode_wsr_acclo_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x131000;
+-}
+-
+-static void
+-Opcode_xsr_acclo_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x611000;
+-}
+-
+-static void
+-Opcode_rsr_acchi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x31100;
+-}
+-
+-static void
+-Opcode_wsr_acchi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x131100;
+-}
+-
+-static void
+-Opcode_xsr_acchi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x611100;
+-}
+-
+-static void
+-Opcode_rfi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3010;
+-}
+-
+-static void
+-Opcode_waiti_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7000;
+-}
+-
+-static void
+-Opcode_rsr_interrupt_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3e200;
+-}
+-
+-static void
+-Opcode_wsr_intset_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13e200;
+-}
+-
+-static void
+-Opcode_wsr_intclear_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13e300;
+-}
+-
+-static void
+-Opcode_rsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3e400;
+-}
+-
+-static void
+-Opcode_wsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13e400;
+-}
+-
+-static void
+-Opcode_xsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61e400;
+-}
+-
+-static void
+-Opcode_break_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4000;
+-}
+-
+-static void
+-Opcode_break_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf02d;
+-}
+-
+-static void
+-Opcode_rsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x39000;
+-}
+-
+-static void
+-Opcode_wsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x139000;
+-}
+-
+-static void
+-Opcode_xsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x619000;
+-}
+-
+-static void
+-Opcode_rsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3a000;
+-}
+-
+-static void
+-Opcode_wsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13a000;
+-}
+-
+-static void
+-Opcode_xsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61a000;
+-}
+-
+-static void
+-Opcode_rsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x39100;
+-}
+-
+-static void
+-Opcode_wsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x139100;
+-}
+-
+-static void
+-Opcode_xsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x619100;
+-}
+-
+-static void
+-Opcode_rsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3a100;
+-}
+-
+-static void
+-Opcode_wsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13a100;
+-}
+-
+-static void
+-Opcode_xsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61a100;
+-}
+-
+-static void
+-Opcode_rsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x38000;
+-}
+-
+-static void
+-Opcode_wsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x138000;
+-}
+-
+-static void
+-Opcode_xsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x618000;
+-}
+-
+-static void
+-Opcode_rsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x38100;
+-}
+-
+-static void
+-Opcode_wsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x138100;
+-}
+-
+-static void
+-Opcode_xsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x618100;
+-}
+-
+-static void
+-Opcode_rsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x36000;
+-}
+-
+-static void
+-Opcode_wsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x136000;
+-}
+-
+-static void
+-Opcode_xsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x616000;
+-}
+-
+-static void
+-Opcode_rsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3e900;
+-}
+-
+-static void
+-Opcode_wsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13e900;
+-}
+-
+-static void
+-Opcode_xsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61e900;
+-}
+-
+-static void
+-Opcode_rsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3ec00;
+-}
+-
+-static void
+-Opcode_wsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13ec00;
+-}
+-
+-static void
+-Opcode_xsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61ec00;
+-}
+-
+-static void
+-Opcode_rsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3ed00;
+-}
+-
+-static void
+-Opcode_wsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13ed00;
+-}
+-
+-static void
+-Opcode_xsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61ed00;
+-}
+-
+-static void
+-Opcode_rsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x36800;
+-}
+-
+-static void
+-Opcode_wsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x136800;
+-}
+-
+-static void
+-Opcode_xsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x616800;
+-}
+-
+-static void
+-Opcode_rfdo_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf1e000;
+-}
+-
+-static void
+-Opcode_rfdd_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf1e010;
+-}
+-
+-static void
+-Opcode_wsr_mmid_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x135900;
+-}
+-
+-static void
+-Opcode_andb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x20000;
+-}
+-
+-static void
+-Opcode_andbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x120000;
+-}
+-
+-static void
+-Opcode_orb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x220000;
+-}
+-
+-static void
+-Opcode_orbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x320000;
+-}
+-
+-static void
+-Opcode_xorb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x420000;
+-}
+-
+-static void
+-Opcode_any4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8000;
+-}
+-
+-static void
+-Opcode_all4_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9000;
+-}
+-
+-static void
+-Opcode_any8_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa000;
+-}
+-
+-static void
+-Opcode_all8_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb000;
+-}
+-
+-static void
+-Opcode_bf_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x76;
+-}
+-
+-static void
+-Opcode_bt_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1076;
+-}
+-
+-static void
+-Opcode_movf_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc30000;
+-}
+-
+-static void
+-Opcode_movt_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd30000;
+-}
+-
+-static void
+-Opcode_rsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x30400;
+-}
+-
+-static void
+-Opcode_wsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x130400;
+-}
+-
+-static void
+-Opcode_xsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x610400;
+-}
+-
+-static void
+-Opcode_rsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3ea00;
+-}
+-
+-static void
+-Opcode_wsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13ea00;
+-}
+-
+-static void
+-Opcode_xsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61ea00;
+-}
+-
+-static void
+-Opcode_rsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3f000;
+-}
+-
+-static void
+-Opcode_wsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13f000;
+-}
+-
+-static void
+-Opcode_xsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61f000;
+-}
+-
+-static void
+-Opcode_rsr_ccompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3f100;
+-}
+-
+-static void
+-Opcode_wsr_ccompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13f100;
+-}
+-
+-static void
+-Opcode_xsr_ccompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61f100;
+-}
+-
+-static void
+-Opcode_rsr_ccompare2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3f200;
+-}
+-
+-static void
+-Opcode_wsr_ccompare2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13f200;
+-}
+-
+-static void
+-Opcode_xsr_ccompare2_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61f200;
+-}
+-
+-static void
+-Opcode_ipf_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x70c2;
+-}
+-
+-static void
+-Opcode_ihi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x70e2;
+-}
+-
+-static void
+-Opcode_ipfl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x70d2;
+-}
+-
+-static void
+-Opcode_ihu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x270d2;
+-}
+-
+-static void
+-Opcode_iiu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x370d2;
+-}
+-
+-static void
+-Opcode_iii_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x70f2;
+-}
+-
+-static void
+-Opcode_lict_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf10000;
+-}
+-
+-static void
+-Opcode_licw_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf12000;
+-}
+-
+-static void
+-Opcode_sict_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf11000;
+-}
+-
+-static void
+-Opcode_sicw_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf13000;
+-}
+-
+-static void
+-Opcode_dhwb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7042;
+-}
+-
+-static void
+-Opcode_dhwbi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7052;
+-}
+-
+-static void
+-Opcode_diwb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x47082;
+-}
+-
+-static void
+-Opcode_diwbi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x57082;
+-}
+-
+-static void
+-Opcode_dhi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7062;
+-}
+-
+-static void
+-Opcode_dii_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7072;
+-}
+-
+-static void
+-Opcode_dpfr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7002;
+-}
+-
+-static void
+-Opcode_dpfw_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7012;
+-}
+-
+-static void
+-Opcode_dpfro_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7022;
+-}
+-
+-static void
+-Opcode_dpfwo_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7032;
+-}
+-
+-static void
+-Opcode_dpfl_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7082;
+-}
+-
+-static void
+-Opcode_dhu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x27082;
+-}
+-
+-static void
+-Opcode_diu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x37082;
+-}
+-
+-static void
+-Opcode_sdct_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf19000;
+-}
+-
+-static void
+-Opcode_ldct_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf18000;
+-}
+-
+-static void
+-Opcode_wsr_ptevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x135300;
+-}
+-
+-static void
+-Opcode_rsr_ptevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x35300;
+-}
+-
+-static void
+-Opcode_xsr_ptevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x615300;
+-}
+-
+-static void
+-Opcode_rsr_rasid_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x35a00;
+-}
+-
+-static void
+-Opcode_wsr_rasid_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x135a00;
+-}
+-
+-static void
+-Opcode_xsr_rasid_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x615a00;
+-}
+-
+-static void
+-Opcode_rsr_itlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x35b00;
+-}
+-
+-static void
+-Opcode_wsr_itlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x135b00;
+-}
+-
+-static void
+-Opcode_xsr_itlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x615b00;
+-}
+-
+-static void
+-Opcode_rsr_dtlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x35c00;
+-}
+-
+-static void
+-Opcode_wsr_dtlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x135c00;
+-}
+-
+-static void
+-Opcode_xsr_dtlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x615c00;
+-}
+-
+-static void
+-Opcode_idtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x50c000;
+-}
+-
+-static void
+-Opcode_pdtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x50d000;
+-}
+-
+-static void
+-Opcode_rdtlb0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x50b000;
+-}
+-
+-static void
+-Opcode_rdtlb1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x50f000;
+-}
+-
+-static void
+-Opcode_wdtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x50e000;
+-}
+-
+-static void
+-Opcode_iitlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x504000;
+-}
+-
+-static void
+-Opcode_pitlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x505000;
+-}
+-
+-static void
+-Opcode_ritlb0_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x503000;
+-}
+-
+-static void
+-Opcode_ritlb1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x507000;
+-}
+-
+-static void
+-Opcode_witlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x506000;
+-}
+-
+-static void
+-Opcode_ldpte_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf1f000;
+-}
+-
+-static void
+-Opcode_hwwitlba_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x501000;
+-}
+-
+-static void
+-Opcode_hwwdtlba_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x509000;
+-}
+-
+-static void
+-Opcode_rsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3e000;
+-}
+-
+-static void
+-Opcode_wsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x13e000;
+-}
+-
+-static void
+-Opcode_xsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x61e000;
+-}
+-
+-static void
+-Opcode_clamps_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x330000;
+-}
+-
+-static void
+-Opcode_clamps_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x33000;
+-}
+-
+-static void
+-Opcode_min_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x430000;
+-}
+-
+-static void
+-Opcode_min_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x43000;
+-}
+-
+-static void
+-Opcode_max_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x530000;
+-}
+-
+-static void
+-Opcode_max_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x53000;
+-}
+-
+-static void
+-Opcode_minu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x630000;
+-}
+-
+-static void
+-Opcode_minu_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x63000;
+-}
+-
+-static void
+-Opcode_maxu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x730000;
+-}
+-
+-static void
+-Opcode_maxu_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x73000;
+-}
+-
+-static void
+-Opcode_nsa_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40e000;
+-}
+-
+-static void
+-Opcode_nsa_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40e00;
+-}
+-
+-static void
+-Opcode_nsau_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40f000;
+-}
+-
+-static void
+-Opcode_nsau_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40f00;
+-}
+-
+-static void
+-Opcode_sext_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x230000;
+-}
+-
+-static void
+-Opcode_sext_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9f000;
+-}
+-
+-static void
+-Opcode_sext_Slot_xt_flix64_slot2_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8000;
+-}
+-
+-static void
+-Opcode_sext_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x23000;
+-}
+-
+-static void
+-Opcode_l32ai_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb002;
+-}
+-
+-static void
+-Opcode_s32ri_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf002;
+-}
+-
+-static void
+-Opcode_s32c1i_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe002;
+-}
+-
+-static void
+-Opcode_rsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x30c00;
+-}
+-
+-static void
+-Opcode_wsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x130c00;
+-}
+-
+-static void
+-Opcode_xsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x610c00;
+-}
+-
+-static void
+-Opcode_quou_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc20000;
+-}
+-
+-static void
+-Opcode_quos_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xd20000;
+-}
+-
+-static void
+-Opcode_remu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe20000;
+-}
+-
+-static void
+-Opcode_rems_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf20000;
+-}
+-
+-static void
+-Opcode_mull_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x820000;
+-}
+-
+-static void
+-Opcode_mull_Slot_xt_flix64_slot1_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9d000;
+-}
+-
+-static void
+-Opcode_mull_Slot_xt_flix64_slot0_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x82000;
+-}
+-
+-static void
+-Opcode_muluh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa20000;
+-}
+-
+-static void
+-Opcode_mulsh_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb20000;
+-}
+-
+-static void
+-Opcode_rur_fcr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe30e80;
+-}
+-
+-static void
+-Opcode_wur_fcr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf3e800;
+-}
+-
+-static void
+-Opcode_rur_fsr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xe30e90;
+-}
+-
+-static void
+-Opcode_wur_fsr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xf3e900;
+-}
+-
+-static void
+-Opcode_add_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa0000;
+-}
+-
+-static void
+-Opcode_sub_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1a0000;
+-}
+-
+-static void
+-Opcode_mul_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2a0000;
+-}
+-
+-static void
+-Opcode_madd_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4a0000;
+-}
+-
+-static void
+-Opcode_msub_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5a0000;
+-}
+-
+-static void
+-Opcode_movf_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xcb0000;
+-}
+-
+-static void
+-Opcode_movt_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xdb0000;
+-}
+-
+-static void
+-Opcode_moveqz_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8b0000;
+-}
+-
+-static void
+-Opcode_movnez_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9b0000;
+-}
+-
+-static void
+-Opcode_movltz_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xab0000;
+-}
+-
+-static void
+-Opcode_movgez_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xbb0000;
+-}
+-
+-static void
+-Opcode_abs_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xfa0010;
+-}
+-
+-static void
+-Opcode_mov_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xfa0000;
+-}
+-
+-static void
+-Opcode_neg_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xfa0060;
+-}
+-
+-static void
+-Opcode_un_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x1b0000;
+-}
+-
+-static void
+-Opcode_oeq_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x2b0000;
+-}
+-
+-static void
+-Opcode_ueq_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3b0000;
+-}
+-
+-static void
+-Opcode_olt_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4b0000;
+-}
+-
+-static void
+-Opcode_ult_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x5b0000;
+-}
+-
+-static void
+-Opcode_ole_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x6b0000;
+-}
+-
+-static void
+-Opcode_ule_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x7b0000;
+-}
+-
+-static void
+-Opcode_float_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xca0000;
+-}
+-
+-static void
+-Opcode_ufloat_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xda0000;
+-}
+-
+-static void
+-Opcode_round_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8a0000;
+-}
+-
+-static void
+-Opcode_ceil_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xba0000;
+-}
+-
+-static void
+-Opcode_floor_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xaa0000;
+-}
+-
+-static void
+-Opcode_trunc_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x9a0000;
+-}
+-
+-static void
+-Opcode_utrunc_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xea0000;
+-}
+-
+-static void
+-Opcode_rfr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xfa0040;
+-}
+-
+-static void
+-Opcode_wfr_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xfa0050;
+-}
+-
+-static void
+-Opcode_lsi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x3;
+-}
+-
+-static void
+-Opcode_lsiu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8003;
+-}
+-
+-static void
+-Opcode_lsx_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x80000;
+-}
+-
+-static void
+-Opcode_lsxu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x180000;
+-}
+-
+-static void
+-Opcode_ssi_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x4003;
+-}
+-
+-static void
+-Opcode_ssiu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc003;
+-}
+-
+-static void
+-Opcode_ssx_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x480000;
+-}
+-
+-static void
+-Opcode_ssxu_Slot_inst_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x580000;
+-}
+-
+-static void
+-Opcode_beqz_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa8000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bnez_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xc0000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bgez_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb0000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bltz_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xb8000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_beqi_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x40000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bnei_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x98000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bgei_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x50000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_blti_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x70000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bgeui_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x60000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bltui_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x80000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bbci_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x8000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bbsi_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x10000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_beq_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x38000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bne_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x90000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bge_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x48000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_blt_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x68000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bgeu_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x58000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bltu_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x78000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bany_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x20000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bnone_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0xa0000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_ball_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x18000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bnall_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x88000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bbc_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x28000000;
+- slotbuf[1] = 0;
+-}
+-
+-static void
+-Opcode_bbs_w18_Slot_xt_flix64_slot3_encode (xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = 0x30000000;
+- slotbuf[1] = 0;
+-}
+-
+-xtensa_opcode_encode_fn Opcode_excw_encode_fns[] = {
+- Opcode_excw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rfe_encode_fns[] = {
+- Opcode_rfe_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rfde_encode_fns[] = {
+- Opcode_rfde_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_syscall_encode_fns[] = {
+- Opcode_syscall_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_simcall_encode_fns[] = {
+- Opcode_simcall_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_call12_encode_fns[] = {
+- Opcode_call12_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_call8_encode_fns[] = {
+- Opcode_call8_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_call4_encode_fns[] = {
+- Opcode_call4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_callx12_encode_fns[] = {
+- Opcode_callx12_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_callx8_encode_fns[] = {
+- Opcode_callx8_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_callx4_encode_fns[] = {
+- Opcode_callx4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_entry_encode_fns[] = {
+- Opcode_entry_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movsp_encode_fns[] = {
+- Opcode_movsp_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rotw_encode_fns[] = {
+- Opcode_rotw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_retw_encode_fns[] = {
+- Opcode_retw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_retw_n_encode_fns[] = {
+- 0, 0, Opcode_retw_n_Slot_inst16b_encode, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rfwo_encode_fns[] = {
+- Opcode_rfwo_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rfwu_encode_fns[] = {
+- Opcode_rfwu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_l32e_encode_fns[] = {
+- Opcode_l32e_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_s32e_encode_fns[] = {
+- Opcode_s32e_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_windowbase_encode_fns[] = {
+- Opcode_rsr_windowbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_windowbase_encode_fns[] = {
+- Opcode_wsr_windowbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_windowbase_encode_fns[] = {
+- Opcode_xsr_windowbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_windowstart_encode_fns[] = {
+- Opcode_rsr_windowstart_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_windowstart_encode_fns[] = {
+- Opcode_wsr_windowstart_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_windowstart_encode_fns[] = {
+- Opcode_xsr_windowstart_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_add_n_encode_fns[] = {
+- 0, Opcode_add_n_Slot_inst16a_encode, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_addi_n_encode_fns[] = {
+- 0, Opcode_addi_n_Slot_inst16a_encode, 0, 0, 0, 0, Opcode_addi_n_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_beqz_n_encode_fns[] = {
+- 0, 0, Opcode_beqz_n_Slot_inst16b_encode, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bnez_n_encode_fns[] = {
+- 0, 0, Opcode_bnez_n_Slot_inst16b_encode, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ill_n_encode_fns[] = {
+- 0, 0, Opcode_ill_n_Slot_inst16b_encode, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_l32i_n_encode_fns[] = {
+- 0, Opcode_l32i_n_Slot_inst16a_encode, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mov_n_encode_fns[] = {
+- 0, 0, Opcode_mov_n_Slot_inst16b_encode, Opcode_mov_n_Slot_xt_flix64_slot0_encode, Opcode_mov_n_Slot_xt_flix64_slot0_encode, Opcode_mov_n_Slot_xt_flix64_slot1_encode, Opcode_mov_n_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movi_n_encode_fns[] = {
+- 0, 0, Opcode_movi_n_Slot_inst16b_encode, 0, 0, 0, Opcode_movi_n_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_nop_n_encode_fns[] = {
+- 0, 0, Opcode_nop_n_Slot_inst16b_encode, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ret_n_encode_fns[] = {
+- 0, 0, Opcode_ret_n_Slot_inst16b_encode, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_s32i_n_encode_fns[] = {
+- 0, Opcode_s32i_n_Slot_inst16a_encode, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rur_threadptr_encode_fns[] = {
+- Opcode_rur_threadptr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wur_threadptr_encode_fns[] = {
+- Opcode_wur_threadptr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_addi_encode_fns[] = {
+- Opcode_addi_Slot_inst_encode, 0, 0, Opcode_addi_Slot_xt_flix64_slot0_encode, Opcode_addi_Slot_xt_flix64_slot0_encode, Opcode_addi_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_addmi_encode_fns[] = {
+- Opcode_addmi_Slot_inst_encode, 0, 0, Opcode_addmi_Slot_xt_flix64_slot0_encode, Opcode_addmi_Slot_xt_flix64_slot0_encode, Opcode_addmi_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_add_encode_fns[] = {
+- Opcode_add_Slot_inst_encode, 0, 0, Opcode_add_Slot_xt_flix64_slot0_encode, Opcode_add_Slot_xt_flix64_slot0_encode, Opcode_add_Slot_xt_flix64_slot1_encode, Opcode_add_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_sub_encode_fns[] = {
+- Opcode_sub_Slot_inst_encode, 0, 0, Opcode_sub_Slot_xt_flix64_slot0_encode, Opcode_sub_Slot_xt_flix64_slot0_encode, Opcode_sub_Slot_xt_flix64_slot1_encode, Opcode_sub_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_addx2_encode_fns[] = {
+- Opcode_addx2_Slot_inst_encode, 0, 0, Opcode_addx2_Slot_xt_flix64_slot0_encode, Opcode_addx2_Slot_xt_flix64_slot0_encode, Opcode_addx2_Slot_xt_flix64_slot1_encode, Opcode_addx2_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_addx4_encode_fns[] = {
+- Opcode_addx4_Slot_inst_encode, 0, 0, Opcode_addx4_Slot_xt_flix64_slot0_encode, Opcode_addx4_Slot_xt_flix64_slot0_encode, Opcode_addx4_Slot_xt_flix64_slot1_encode, Opcode_addx4_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_addx8_encode_fns[] = {
+- Opcode_addx8_Slot_inst_encode, 0, 0, Opcode_addx8_Slot_xt_flix64_slot0_encode, Opcode_addx8_Slot_xt_flix64_slot0_encode, Opcode_addx8_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_subx2_encode_fns[] = {
+- Opcode_subx2_Slot_inst_encode, 0, 0, Opcode_subx2_Slot_xt_flix64_slot0_encode, Opcode_subx2_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_subx4_encode_fns[] = {
+- Opcode_subx4_Slot_inst_encode, 0, 0, Opcode_subx4_Slot_xt_flix64_slot0_encode, Opcode_subx4_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_subx8_encode_fns[] = {
+- Opcode_subx8_Slot_inst_encode, 0, 0, Opcode_subx8_Slot_xt_flix64_slot0_encode, Opcode_subx8_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_and_encode_fns[] = {
+- Opcode_and_Slot_inst_encode, 0, 0, Opcode_and_Slot_xt_flix64_slot0_encode, Opcode_and_Slot_xt_flix64_slot0_encode, Opcode_and_Slot_xt_flix64_slot1_encode, Opcode_and_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_or_encode_fns[] = {
+- Opcode_or_Slot_inst_encode, 0, 0, Opcode_or_Slot_xt_flix64_slot0_encode, Opcode_or_Slot_xt_flix64_slot0_encode, Opcode_or_Slot_xt_flix64_slot1_encode, Opcode_or_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xor_encode_fns[] = {
+- Opcode_xor_Slot_inst_encode, 0, 0, Opcode_xor_Slot_xt_flix64_slot0_encode, Opcode_xor_Slot_xt_flix64_slot0_encode, Opcode_xor_Slot_xt_flix64_slot1_encode, Opcode_xor_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_beqi_encode_fns[] = {
+- Opcode_beqi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bnei_encode_fns[] = {
+- Opcode_bnei_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bgei_encode_fns[] = {
+- Opcode_bgei_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_blti_encode_fns[] = {
+- Opcode_blti_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bbci_encode_fns[] = {
+- Opcode_bbci_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bbsi_encode_fns[] = {
+- Opcode_bbsi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bgeui_encode_fns[] = {
+- Opcode_bgeui_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bltui_encode_fns[] = {
+- Opcode_bltui_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_beq_encode_fns[] = {
+- Opcode_beq_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bne_encode_fns[] = {
+- Opcode_bne_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bge_encode_fns[] = {
+- Opcode_bge_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_blt_encode_fns[] = {
+- Opcode_blt_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bgeu_encode_fns[] = {
+- Opcode_bgeu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bltu_encode_fns[] = {
+- Opcode_bltu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bany_encode_fns[] = {
+- Opcode_bany_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bnone_encode_fns[] = {
+- Opcode_bnone_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ball_encode_fns[] = {
+- Opcode_ball_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bnall_encode_fns[] = {
+- Opcode_bnall_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bbc_encode_fns[] = {
+- Opcode_bbc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bbs_encode_fns[] = {
+- Opcode_bbs_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_beqz_encode_fns[] = {
+- Opcode_beqz_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bnez_encode_fns[] = {
+- Opcode_bnez_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bgez_encode_fns[] = {
+- Opcode_bgez_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bltz_encode_fns[] = {
+- Opcode_bltz_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_call0_encode_fns[] = {
+- Opcode_call0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_callx0_encode_fns[] = {
+- Opcode_callx0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_extui_encode_fns[] = {
+- Opcode_extui_Slot_inst_encode, 0, 0, Opcode_extui_Slot_xt_flix64_slot0_encode, Opcode_extui_Slot_xt_flix64_slot0_encode, Opcode_extui_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ill_encode_fns[] = {
+- Opcode_ill_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_j_encode_fns[] = {
+- Opcode_j_Slot_inst_encode, 0, 0, 0, 0, Opcode_j_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_jx_encode_fns[] = {
+- Opcode_jx_Slot_inst_encode, 0, 0, 0, 0, Opcode_jx_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_l16ui_encode_fns[] = {
+- Opcode_l16ui_Slot_inst_encode, 0, 0, Opcode_l16ui_Slot_xt_flix64_slot0_encode, Opcode_l16ui_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_l16si_encode_fns[] = {
+- Opcode_l16si_Slot_inst_encode, 0, 0, Opcode_l16si_Slot_xt_flix64_slot0_encode, Opcode_l16si_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_l32i_encode_fns[] = {
+- Opcode_l32i_Slot_inst_encode, 0, 0, Opcode_l32i_Slot_xt_flix64_slot0_encode, Opcode_l32i_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_l32r_encode_fns[] = {
+- Opcode_l32r_Slot_inst_encode, 0, 0, Opcode_l32r_Slot_xt_flix64_slot0_encode, Opcode_l32r_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_l8ui_encode_fns[] = {
+- Opcode_l8ui_Slot_inst_encode, 0, 0, Opcode_l8ui_Slot_xt_flix64_slot0_encode, Opcode_l8ui_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_loop_encode_fns[] = {
+- Opcode_loop_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_loopnez_encode_fns[] = {
+- Opcode_loopnez_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_loopgtz_encode_fns[] = {
+- Opcode_loopgtz_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movi_encode_fns[] = {
+- Opcode_movi_Slot_inst_encode, 0, 0, Opcode_movi_Slot_xt_flix64_slot0_encode, Opcode_movi_Slot_xt_flix64_slot0_encode, Opcode_movi_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_moveqz_encode_fns[] = {
+- Opcode_moveqz_Slot_inst_encode, 0, 0, Opcode_moveqz_Slot_xt_flix64_slot0_encode, Opcode_moveqz_Slot_xt_flix64_slot0_encode, Opcode_moveqz_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movnez_encode_fns[] = {
+- Opcode_movnez_Slot_inst_encode, 0, 0, Opcode_movnez_Slot_xt_flix64_slot0_encode, Opcode_movnez_Slot_xt_flix64_slot0_encode, Opcode_movnez_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movltz_encode_fns[] = {
+- Opcode_movltz_Slot_inst_encode, 0, 0, Opcode_movltz_Slot_xt_flix64_slot0_encode, Opcode_movltz_Slot_xt_flix64_slot0_encode, Opcode_movltz_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movgez_encode_fns[] = {
+- Opcode_movgez_Slot_inst_encode, 0, 0, Opcode_movgez_Slot_xt_flix64_slot0_encode, Opcode_movgez_Slot_xt_flix64_slot0_encode, Opcode_movgez_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_neg_encode_fns[] = {
+- Opcode_neg_Slot_inst_encode, 0, 0, Opcode_neg_Slot_xt_flix64_slot0_encode, Opcode_neg_Slot_xt_flix64_slot0_encode, Opcode_neg_Slot_xt_flix64_slot1_encode, Opcode_neg_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_abs_encode_fns[] = {
+- Opcode_abs_Slot_inst_encode, 0, 0, Opcode_abs_Slot_xt_flix64_slot0_encode, Opcode_abs_Slot_xt_flix64_slot0_encode, 0, Opcode_abs_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_nop_encode_fns[] = {
+- Opcode_nop_Slot_inst_encode, 0, 0, Opcode_nop_Slot_xt_flix64_slot0_encode, Opcode_nop_Slot_xt_flix64_slot0_encode, Opcode_nop_Slot_xt_flix64_slot1_encode, Opcode_nop_Slot_xt_flix64_slot2_encode, Opcode_nop_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ret_encode_fns[] = {
+- Opcode_ret_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_s16i_encode_fns[] = {
+- Opcode_s16i_Slot_inst_encode, 0, 0, Opcode_s16i_Slot_xt_flix64_slot0_encode, Opcode_s16i_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_s32i_encode_fns[] = {
+- Opcode_s32i_Slot_inst_encode, 0, 0, Opcode_s32i_Slot_xt_flix64_slot0_encode, Opcode_s32i_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_s8i_encode_fns[] = {
+- Opcode_s8i_Slot_inst_encode, 0, 0, Opcode_s8i_Slot_xt_flix64_slot0_encode, Opcode_s8i_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ssr_encode_fns[] = {
+- Opcode_ssr_Slot_inst_encode, 0, 0, Opcode_ssr_Slot_xt_flix64_slot0_encode, Opcode_ssr_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ssl_encode_fns[] = {
+- Opcode_ssl_Slot_inst_encode, 0, 0, Opcode_ssl_Slot_xt_flix64_slot0_encode, Opcode_ssl_Slot_xt_flix64_slot0_encode, Opcode_ssl_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ssa8l_encode_fns[] = {
+- Opcode_ssa8l_Slot_inst_encode, 0, 0, Opcode_ssa8l_Slot_xt_flix64_slot0_encode, Opcode_ssa8l_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ssa8b_encode_fns[] = {
+- Opcode_ssa8b_Slot_inst_encode, 0, 0, Opcode_ssa8b_Slot_xt_flix64_slot0_encode, Opcode_ssa8b_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ssai_encode_fns[] = {
+- Opcode_ssai_Slot_inst_encode, 0, 0, Opcode_ssai_Slot_xt_flix64_slot0_encode, Opcode_ssai_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_sll_encode_fns[] = {
+- Opcode_sll_Slot_inst_encode, 0, 0, Opcode_sll_Slot_xt_flix64_slot0_encode, Opcode_sll_Slot_xt_flix64_slot0_encode, Opcode_sll_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_src_encode_fns[] = {
+- Opcode_src_Slot_inst_encode, 0, 0, Opcode_src_Slot_xt_flix64_slot0_encode, Opcode_src_Slot_xt_flix64_slot0_encode, Opcode_src_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_srl_encode_fns[] = {
+- Opcode_srl_Slot_inst_encode, 0, 0, Opcode_srl_Slot_xt_flix64_slot0_encode, Opcode_srl_Slot_xt_flix64_slot0_encode, Opcode_srl_Slot_xt_flix64_slot1_encode, Opcode_srl_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_sra_encode_fns[] = {
+- Opcode_sra_Slot_inst_encode, 0, 0, Opcode_sra_Slot_xt_flix64_slot0_encode, Opcode_sra_Slot_xt_flix64_slot0_encode, Opcode_sra_Slot_xt_flix64_slot1_encode, Opcode_sra_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_slli_encode_fns[] = {
+- Opcode_slli_Slot_inst_encode, 0, 0, Opcode_slli_Slot_xt_flix64_slot0_encode, Opcode_slli_Slot_xt_flix64_slot0_encode, Opcode_slli_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_srai_encode_fns[] = {
+- Opcode_srai_Slot_inst_encode, 0, 0, Opcode_srai_Slot_xt_flix64_slot0_encode, Opcode_srai_Slot_xt_flix64_slot0_encode, Opcode_srai_Slot_xt_flix64_slot1_encode, Opcode_srai_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_srli_encode_fns[] = {
+- Opcode_srli_Slot_inst_encode, 0, 0, Opcode_srli_Slot_xt_flix64_slot0_encode, Opcode_srli_Slot_xt_flix64_slot0_encode, Opcode_srli_Slot_xt_flix64_slot1_encode, Opcode_srli_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_memw_encode_fns[] = {
+- Opcode_memw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_extw_encode_fns[] = {
+- Opcode_extw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_isync_encode_fns[] = {
+- Opcode_isync_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsync_encode_fns[] = {
+- Opcode_rsync_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_esync_encode_fns[] = {
+- Opcode_esync_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dsync_encode_fns[] = {
+- Opcode_dsync_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsil_encode_fns[] = {
+- Opcode_rsil_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_lend_encode_fns[] = {
+- Opcode_rsr_lend_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_lend_encode_fns[] = {
+- Opcode_wsr_lend_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_lend_encode_fns[] = {
+- Opcode_xsr_lend_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_lcount_encode_fns[] = {
+- Opcode_rsr_lcount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_lcount_encode_fns[] = {
+- Opcode_wsr_lcount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_lcount_encode_fns[] = {
+- Opcode_xsr_lcount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_lbeg_encode_fns[] = {
+- Opcode_rsr_lbeg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_lbeg_encode_fns[] = {
+- Opcode_wsr_lbeg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_lbeg_encode_fns[] = {
+- Opcode_xsr_lbeg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_sar_encode_fns[] = {
+- Opcode_rsr_sar_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_sar_encode_fns[] = {
+- Opcode_wsr_sar_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_sar_encode_fns[] = {
+- Opcode_xsr_sar_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_litbase_encode_fns[] = {
+- Opcode_rsr_litbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_litbase_encode_fns[] = {
+- Opcode_wsr_litbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_litbase_encode_fns[] = {
+- Opcode_xsr_litbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_176_encode_fns[] = {
+- Opcode_rsr_176_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_208_encode_fns[] = {
+- Opcode_rsr_208_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ps_encode_fns[] = {
+- Opcode_rsr_ps_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ps_encode_fns[] = {
+- Opcode_wsr_ps_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ps_encode_fns[] = {
+- Opcode_xsr_ps_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_epc1_encode_fns[] = {
+- Opcode_rsr_epc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_epc1_encode_fns[] = {
+- Opcode_wsr_epc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_epc1_encode_fns[] = {
+- Opcode_xsr_epc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_excsave1_encode_fns[] = {
+- Opcode_rsr_excsave1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_excsave1_encode_fns[] = {
+- Opcode_wsr_excsave1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_excsave1_encode_fns[] = {
+- Opcode_xsr_excsave1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_epc2_encode_fns[] = {
+- Opcode_rsr_epc2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_epc2_encode_fns[] = {
+- Opcode_wsr_epc2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_epc2_encode_fns[] = {
+- Opcode_xsr_epc2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_excsave2_encode_fns[] = {
+- Opcode_rsr_excsave2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_excsave2_encode_fns[] = {
+- Opcode_wsr_excsave2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_excsave2_encode_fns[] = {
+- Opcode_xsr_excsave2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_epc3_encode_fns[] = {
+- Opcode_rsr_epc3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_epc3_encode_fns[] = {
+- Opcode_wsr_epc3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_epc3_encode_fns[] = {
+- Opcode_xsr_epc3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_excsave3_encode_fns[] = {
+- Opcode_rsr_excsave3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_excsave3_encode_fns[] = {
+- Opcode_wsr_excsave3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_excsave3_encode_fns[] = {
+- Opcode_xsr_excsave3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_epc4_encode_fns[] = {
+- Opcode_rsr_epc4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_epc4_encode_fns[] = {
+- Opcode_wsr_epc4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_epc4_encode_fns[] = {
+- Opcode_xsr_epc4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_excsave4_encode_fns[] = {
+- Opcode_rsr_excsave4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_excsave4_encode_fns[] = {
+- Opcode_wsr_excsave4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_excsave4_encode_fns[] = {
+- Opcode_xsr_excsave4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_epc5_encode_fns[] = {
+- Opcode_rsr_epc5_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_epc5_encode_fns[] = {
+- Opcode_wsr_epc5_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_epc5_encode_fns[] = {
+- Opcode_xsr_epc5_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_excsave5_encode_fns[] = {
+- Opcode_rsr_excsave5_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_excsave5_encode_fns[] = {
+- Opcode_wsr_excsave5_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_excsave5_encode_fns[] = {
+- Opcode_xsr_excsave5_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_epc6_encode_fns[] = {
+- Opcode_rsr_epc6_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_epc6_encode_fns[] = {
+- Opcode_wsr_epc6_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_epc6_encode_fns[] = {
+- Opcode_xsr_epc6_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_excsave6_encode_fns[] = {
+- Opcode_rsr_excsave6_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_excsave6_encode_fns[] = {
+- Opcode_wsr_excsave6_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_excsave6_encode_fns[] = {
+- Opcode_xsr_excsave6_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_epc7_encode_fns[] = {
+- Opcode_rsr_epc7_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_epc7_encode_fns[] = {
+- Opcode_wsr_epc7_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_epc7_encode_fns[] = {
+- Opcode_xsr_epc7_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_excsave7_encode_fns[] = {
+- Opcode_rsr_excsave7_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_excsave7_encode_fns[] = {
+- Opcode_wsr_excsave7_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_excsave7_encode_fns[] = {
+- Opcode_xsr_excsave7_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_eps2_encode_fns[] = {
+- Opcode_rsr_eps2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_eps2_encode_fns[] = {
+- Opcode_wsr_eps2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_eps2_encode_fns[] = {
+- Opcode_xsr_eps2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_eps3_encode_fns[] = {
+- Opcode_rsr_eps3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_eps3_encode_fns[] = {
+- Opcode_wsr_eps3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_eps3_encode_fns[] = {
+- Opcode_xsr_eps3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_eps4_encode_fns[] = {
+- Opcode_rsr_eps4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_eps4_encode_fns[] = {
+- Opcode_wsr_eps4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_eps4_encode_fns[] = {
+- Opcode_xsr_eps4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_eps5_encode_fns[] = {
+- Opcode_rsr_eps5_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_eps5_encode_fns[] = {
+- Opcode_wsr_eps5_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_eps5_encode_fns[] = {
+- Opcode_xsr_eps5_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_eps6_encode_fns[] = {
+- Opcode_rsr_eps6_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_eps6_encode_fns[] = {
+- Opcode_wsr_eps6_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_eps6_encode_fns[] = {
+- Opcode_xsr_eps6_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_eps7_encode_fns[] = {
+- Opcode_rsr_eps7_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_eps7_encode_fns[] = {
+- Opcode_wsr_eps7_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_eps7_encode_fns[] = {
+- Opcode_xsr_eps7_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_excvaddr_encode_fns[] = {
+- Opcode_rsr_excvaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_excvaddr_encode_fns[] = {
+- Opcode_wsr_excvaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_excvaddr_encode_fns[] = {
+- Opcode_xsr_excvaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_depc_encode_fns[] = {
+- Opcode_rsr_depc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_depc_encode_fns[] = {
+- Opcode_wsr_depc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_depc_encode_fns[] = {
+- Opcode_xsr_depc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_exccause_encode_fns[] = {
+- Opcode_rsr_exccause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_exccause_encode_fns[] = {
+- Opcode_wsr_exccause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_exccause_encode_fns[] = {
+- Opcode_xsr_exccause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_misc0_encode_fns[] = {
+- Opcode_rsr_misc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_misc0_encode_fns[] = {
+- Opcode_wsr_misc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_misc0_encode_fns[] = {
+- Opcode_xsr_misc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_misc1_encode_fns[] = {
+- Opcode_rsr_misc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_misc1_encode_fns[] = {
+- Opcode_wsr_misc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_misc1_encode_fns[] = {
+- Opcode_xsr_misc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_misc2_encode_fns[] = {
+- Opcode_rsr_misc2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_misc2_encode_fns[] = {
+- Opcode_wsr_misc2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_misc2_encode_fns[] = {
+- Opcode_xsr_misc2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_misc3_encode_fns[] = {
+- Opcode_rsr_misc3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_misc3_encode_fns[] = {
+- Opcode_wsr_misc3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_misc3_encode_fns[] = {
+- Opcode_xsr_misc3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_prid_encode_fns[] = {
+- Opcode_rsr_prid_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_vecbase_encode_fns[] = {
+- Opcode_rsr_vecbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_vecbase_encode_fns[] = {
+- Opcode_wsr_vecbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_vecbase_encode_fns[] = {
+- Opcode_xsr_vecbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_aa_ll_encode_fns[] = {
+- Opcode_mul_aa_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_aa_hl_encode_fns[] = {
+- Opcode_mul_aa_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_aa_lh_encode_fns[] = {
+- Opcode_mul_aa_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_aa_hh_encode_fns[] = {
+- Opcode_mul_aa_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_umul_aa_ll_encode_fns[] = {
+- Opcode_umul_aa_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_umul_aa_hl_encode_fns[] = {
+- Opcode_umul_aa_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_umul_aa_lh_encode_fns[] = {
+- Opcode_umul_aa_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_umul_aa_hh_encode_fns[] = {
+- Opcode_umul_aa_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_ad_ll_encode_fns[] = {
+- Opcode_mul_ad_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_ad_hl_encode_fns[] = {
+- Opcode_mul_ad_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_ad_lh_encode_fns[] = {
+- Opcode_mul_ad_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_ad_hh_encode_fns[] = {
+- Opcode_mul_ad_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_da_ll_encode_fns[] = {
+- Opcode_mul_da_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_da_hl_encode_fns[] = {
+- Opcode_mul_da_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_da_lh_encode_fns[] = {
+- Opcode_mul_da_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_da_hh_encode_fns[] = {
+- Opcode_mul_da_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_dd_ll_encode_fns[] = {
+- Opcode_mul_dd_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_dd_hl_encode_fns[] = {
+- Opcode_mul_dd_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_dd_lh_encode_fns[] = {
+- Opcode_mul_dd_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_dd_hh_encode_fns[] = {
+- Opcode_mul_dd_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_aa_ll_encode_fns[] = {
+- Opcode_mula_aa_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_aa_hl_encode_fns[] = {
+- Opcode_mula_aa_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_aa_lh_encode_fns[] = {
+- Opcode_mula_aa_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_aa_hh_encode_fns[] = {
+- Opcode_mula_aa_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_aa_ll_encode_fns[] = {
+- Opcode_muls_aa_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_aa_hl_encode_fns[] = {
+- Opcode_muls_aa_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_aa_lh_encode_fns[] = {
+- Opcode_muls_aa_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_aa_hh_encode_fns[] = {
+- Opcode_muls_aa_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_ad_ll_encode_fns[] = {
+- Opcode_mula_ad_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_ad_hl_encode_fns[] = {
+- Opcode_mula_ad_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_ad_lh_encode_fns[] = {
+- Opcode_mula_ad_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_ad_hh_encode_fns[] = {
+- Opcode_mula_ad_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_ad_ll_encode_fns[] = {
+- Opcode_muls_ad_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_ad_hl_encode_fns[] = {
+- Opcode_muls_ad_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_ad_lh_encode_fns[] = {
+- Opcode_muls_ad_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_ad_hh_encode_fns[] = {
+- Opcode_muls_ad_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_ll_encode_fns[] = {
+- Opcode_mula_da_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_hl_encode_fns[] = {
+- Opcode_mula_da_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_lh_encode_fns[] = {
+- Opcode_mula_da_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_hh_encode_fns[] = {
+- Opcode_mula_da_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_da_ll_encode_fns[] = {
+- Opcode_muls_da_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_da_hl_encode_fns[] = {
+- Opcode_muls_da_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_da_lh_encode_fns[] = {
+- Opcode_muls_da_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_da_hh_encode_fns[] = {
+- Opcode_muls_da_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_ll_encode_fns[] = {
+- Opcode_mula_dd_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_hl_encode_fns[] = {
+- Opcode_mula_dd_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_lh_encode_fns[] = {
+- Opcode_mula_dd_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_hh_encode_fns[] = {
+- Opcode_mula_dd_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_dd_ll_encode_fns[] = {
+- Opcode_muls_dd_ll_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_dd_hl_encode_fns[] = {
+- Opcode_muls_dd_hl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_dd_lh_encode_fns[] = {
+- Opcode_muls_dd_lh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muls_dd_hh_encode_fns[] = {
+- Opcode_muls_dd_hh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_ll_lddec_encode_fns[] = {
+- Opcode_mula_da_ll_lddec_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_ll_ldinc_encode_fns[] = {
+- Opcode_mula_da_ll_ldinc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_hl_lddec_encode_fns[] = {
+- Opcode_mula_da_hl_lddec_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_hl_ldinc_encode_fns[] = {
+- Opcode_mula_da_hl_ldinc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_lh_lddec_encode_fns[] = {
+- Opcode_mula_da_lh_lddec_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_lh_ldinc_encode_fns[] = {
+- Opcode_mula_da_lh_ldinc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_hh_lddec_encode_fns[] = {
+- Opcode_mula_da_hh_lddec_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_da_hh_ldinc_encode_fns[] = {
+- Opcode_mula_da_hh_ldinc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_ll_lddec_encode_fns[] = {
+- Opcode_mula_dd_ll_lddec_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_ll_ldinc_encode_fns[] = {
+- Opcode_mula_dd_ll_ldinc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_hl_lddec_encode_fns[] = {
+- Opcode_mula_dd_hl_lddec_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_hl_ldinc_encode_fns[] = {
+- Opcode_mula_dd_hl_ldinc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_lh_lddec_encode_fns[] = {
+- Opcode_mula_dd_lh_lddec_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_lh_ldinc_encode_fns[] = {
+- Opcode_mula_dd_lh_ldinc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_hh_lddec_encode_fns[] = {
+- Opcode_mula_dd_hh_lddec_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mula_dd_hh_ldinc_encode_fns[] = {
+- Opcode_mula_dd_hh_ldinc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_lddec_encode_fns[] = {
+- Opcode_lddec_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ldinc_encode_fns[] = {
+- Opcode_ldinc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul16u_encode_fns[] = {
+- Opcode_mul16u_Slot_inst_encode, 0, 0, Opcode_mul16u_Slot_xt_flix64_slot0_encode, Opcode_mul16u_Slot_xt_flix64_slot0_encode, Opcode_mul16u_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul16s_encode_fns[] = {
+- Opcode_mul16s_Slot_inst_encode, 0, 0, Opcode_mul16s_Slot_xt_flix64_slot0_encode, Opcode_mul16s_Slot_xt_flix64_slot0_encode, Opcode_mul16s_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_m0_encode_fns[] = {
+- Opcode_rsr_m0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_m0_encode_fns[] = {
+- Opcode_wsr_m0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_m0_encode_fns[] = {
+- Opcode_xsr_m0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_m1_encode_fns[] = {
+- Opcode_rsr_m1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_m1_encode_fns[] = {
+- Opcode_wsr_m1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_m1_encode_fns[] = {
+- Opcode_xsr_m1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_m2_encode_fns[] = {
+- Opcode_rsr_m2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_m2_encode_fns[] = {
+- Opcode_wsr_m2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_m2_encode_fns[] = {
+- Opcode_xsr_m2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_m3_encode_fns[] = {
+- Opcode_rsr_m3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_m3_encode_fns[] = {
+- Opcode_wsr_m3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_m3_encode_fns[] = {
+- Opcode_xsr_m3_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_acclo_encode_fns[] = {
+- Opcode_rsr_acclo_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_acclo_encode_fns[] = {
+- Opcode_wsr_acclo_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_acclo_encode_fns[] = {
+- Opcode_xsr_acclo_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_acchi_encode_fns[] = {
+- Opcode_rsr_acchi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_acchi_encode_fns[] = {
+- Opcode_wsr_acchi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_acchi_encode_fns[] = {
+- Opcode_xsr_acchi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rfi_encode_fns[] = {
+- Opcode_rfi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_waiti_encode_fns[] = {
+- Opcode_waiti_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_interrupt_encode_fns[] = {
+- Opcode_rsr_interrupt_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_intset_encode_fns[] = {
+- Opcode_wsr_intset_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_intclear_encode_fns[] = {
+- Opcode_wsr_intclear_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_intenable_encode_fns[] = {
+- Opcode_rsr_intenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_intenable_encode_fns[] = {
+- Opcode_wsr_intenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_intenable_encode_fns[] = {
+- Opcode_xsr_intenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_break_encode_fns[] = {
+- Opcode_break_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_break_n_encode_fns[] = {
+- 0, 0, Opcode_break_n_Slot_inst16b_encode, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_dbreaka0_encode_fns[] = {
+- Opcode_rsr_dbreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_dbreaka0_encode_fns[] = {
+- Opcode_wsr_dbreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_dbreaka0_encode_fns[] = {
+- Opcode_xsr_dbreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_dbreakc0_encode_fns[] = {
+- Opcode_rsr_dbreakc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_dbreakc0_encode_fns[] = {
+- Opcode_wsr_dbreakc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_dbreakc0_encode_fns[] = {
+- Opcode_xsr_dbreakc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_dbreaka1_encode_fns[] = {
+- Opcode_rsr_dbreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_dbreaka1_encode_fns[] = {
+- Opcode_wsr_dbreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_dbreaka1_encode_fns[] = {
+- Opcode_xsr_dbreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_dbreakc1_encode_fns[] = {
+- Opcode_rsr_dbreakc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_dbreakc1_encode_fns[] = {
+- Opcode_wsr_dbreakc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_dbreakc1_encode_fns[] = {
+- Opcode_xsr_dbreakc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ibreaka0_encode_fns[] = {
+- Opcode_rsr_ibreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ibreaka0_encode_fns[] = {
+- Opcode_wsr_ibreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ibreaka0_encode_fns[] = {
+- Opcode_xsr_ibreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ibreaka1_encode_fns[] = {
+- Opcode_rsr_ibreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ibreaka1_encode_fns[] = {
+- Opcode_wsr_ibreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ibreaka1_encode_fns[] = {
+- Opcode_xsr_ibreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ibreakenable_encode_fns[] = {
+- Opcode_rsr_ibreakenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ibreakenable_encode_fns[] = {
+- Opcode_wsr_ibreakenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ibreakenable_encode_fns[] = {
+- Opcode_xsr_ibreakenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_debugcause_encode_fns[] = {
+- Opcode_rsr_debugcause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_debugcause_encode_fns[] = {
+- Opcode_wsr_debugcause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_debugcause_encode_fns[] = {
+- Opcode_xsr_debugcause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_icount_encode_fns[] = {
+- Opcode_rsr_icount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_icount_encode_fns[] = {
+- Opcode_wsr_icount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_icount_encode_fns[] = {
+- Opcode_xsr_icount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_icountlevel_encode_fns[] = {
+- Opcode_rsr_icountlevel_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_icountlevel_encode_fns[] = {
+- Opcode_wsr_icountlevel_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_icountlevel_encode_fns[] = {
+- Opcode_xsr_icountlevel_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ddr_encode_fns[] = {
+- Opcode_rsr_ddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ddr_encode_fns[] = {
+- Opcode_wsr_ddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ddr_encode_fns[] = {
+- Opcode_xsr_ddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rfdo_encode_fns[] = {
+- Opcode_rfdo_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rfdd_encode_fns[] = {
+- Opcode_rfdd_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_mmid_encode_fns[] = {
+- Opcode_wsr_mmid_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_andb_encode_fns[] = {
+- Opcode_andb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_andbc_encode_fns[] = {
+- Opcode_andbc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_orb_encode_fns[] = {
+- Opcode_orb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_orbc_encode_fns[] = {
+- Opcode_orbc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xorb_encode_fns[] = {
+- Opcode_xorb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_any4_encode_fns[] = {
+- Opcode_any4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_all4_encode_fns[] = {
+- Opcode_all4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_any8_encode_fns[] = {
+- Opcode_any8_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_all8_encode_fns[] = {
+- Opcode_all8_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bf_encode_fns[] = {
+- Opcode_bf_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bt_encode_fns[] = {
+- Opcode_bt_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movf_encode_fns[] = {
+- Opcode_movf_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movt_encode_fns[] = {
+- Opcode_movt_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_br_encode_fns[] = {
+- Opcode_rsr_br_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_br_encode_fns[] = {
+- Opcode_wsr_br_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_br_encode_fns[] = {
+- Opcode_xsr_br_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ccount_encode_fns[] = {
+- Opcode_rsr_ccount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ccount_encode_fns[] = {
+- Opcode_wsr_ccount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ccount_encode_fns[] = {
+- Opcode_xsr_ccount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ccompare0_encode_fns[] = {
+- Opcode_rsr_ccompare0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ccompare0_encode_fns[] = {
+- Opcode_wsr_ccompare0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ccompare0_encode_fns[] = {
+- Opcode_xsr_ccompare0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ccompare1_encode_fns[] = {
+- Opcode_rsr_ccompare1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ccompare1_encode_fns[] = {
+- Opcode_wsr_ccompare1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ccompare1_encode_fns[] = {
+- Opcode_xsr_ccompare1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ccompare2_encode_fns[] = {
+- Opcode_rsr_ccompare2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ccompare2_encode_fns[] = {
+- Opcode_wsr_ccompare2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ccompare2_encode_fns[] = {
+- Opcode_xsr_ccompare2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ipf_encode_fns[] = {
+- Opcode_ipf_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ihi_encode_fns[] = {
+- Opcode_ihi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ipfl_encode_fns[] = {
+- Opcode_ipfl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ihu_encode_fns[] = {
+- Opcode_ihu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_iiu_encode_fns[] = {
+- Opcode_iiu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_iii_encode_fns[] = {
+- Opcode_iii_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_lict_encode_fns[] = {
+- Opcode_lict_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_licw_encode_fns[] = {
+- Opcode_licw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_sict_encode_fns[] = {
+- Opcode_sict_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_sicw_encode_fns[] = {
+- Opcode_sicw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dhwb_encode_fns[] = {
+- Opcode_dhwb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dhwbi_encode_fns[] = {
+- Opcode_dhwbi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_diwb_encode_fns[] = {
+- Opcode_diwb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_diwbi_encode_fns[] = {
+- Opcode_diwbi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dhi_encode_fns[] = {
+- Opcode_dhi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dii_encode_fns[] = {
+- Opcode_dii_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dpfr_encode_fns[] = {
+- Opcode_dpfr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dpfw_encode_fns[] = {
+- Opcode_dpfw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dpfro_encode_fns[] = {
+- Opcode_dpfro_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dpfwo_encode_fns[] = {
+- Opcode_dpfwo_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dpfl_encode_fns[] = {
+- Opcode_dpfl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_dhu_encode_fns[] = {
+- Opcode_dhu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_diu_encode_fns[] = {
+- Opcode_diu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_sdct_encode_fns[] = {
+- Opcode_sdct_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ldct_encode_fns[] = {
+- Opcode_ldct_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_ptevaddr_encode_fns[] = {
+- Opcode_wsr_ptevaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_ptevaddr_encode_fns[] = {
+- Opcode_rsr_ptevaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_ptevaddr_encode_fns[] = {
+- Opcode_xsr_ptevaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_rasid_encode_fns[] = {
+- Opcode_rsr_rasid_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_rasid_encode_fns[] = {
+- Opcode_wsr_rasid_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_rasid_encode_fns[] = {
+- Opcode_xsr_rasid_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_itlbcfg_encode_fns[] = {
+- Opcode_rsr_itlbcfg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_itlbcfg_encode_fns[] = {
+- Opcode_wsr_itlbcfg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_itlbcfg_encode_fns[] = {
+- Opcode_xsr_itlbcfg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_dtlbcfg_encode_fns[] = {
+- Opcode_rsr_dtlbcfg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_dtlbcfg_encode_fns[] = {
+- Opcode_wsr_dtlbcfg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_dtlbcfg_encode_fns[] = {
+- Opcode_xsr_dtlbcfg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_idtlb_encode_fns[] = {
+- Opcode_idtlb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_pdtlb_encode_fns[] = {
+- Opcode_pdtlb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rdtlb0_encode_fns[] = {
+- Opcode_rdtlb0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rdtlb1_encode_fns[] = {
+- Opcode_rdtlb1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wdtlb_encode_fns[] = {
+- Opcode_wdtlb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_iitlb_encode_fns[] = {
+- Opcode_iitlb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_pitlb_encode_fns[] = {
+- Opcode_pitlb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ritlb0_encode_fns[] = {
+- Opcode_ritlb0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ritlb1_encode_fns[] = {
+- Opcode_ritlb1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_witlb_encode_fns[] = {
+- Opcode_witlb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ldpte_encode_fns[] = {
+- Opcode_ldpte_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_hwwitlba_encode_fns[] = {
+- Opcode_hwwitlba_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_hwwdtlba_encode_fns[] = {
+- Opcode_hwwdtlba_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_cpenable_encode_fns[] = {
+- Opcode_rsr_cpenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_cpenable_encode_fns[] = {
+- Opcode_wsr_cpenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_cpenable_encode_fns[] = {
+- Opcode_xsr_cpenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_clamps_encode_fns[] = {
+- Opcode_clamps_Slot_inst_encode, 0, 0, Opcode_clamps_Slot_xt_flix64_slot0_encode, Opcode_clamps_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_min_encode_fns[] = {
+- Opcode_min_Slot_inst_encode, 0, 0, Opcode_min_Slot_xt_flix64_slot0_encode, Opcode_min_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_max_encode_fns[] = {
+- Opcode_max_Slot_inst_encode, 0, 0, Opcode_max_Slot_xt_flix64_slot0_encode, Opcode_max_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_minu_encode_fns[] = {
+- Opcode_minu_Slot_inst_encode, 0, 0, Opcode_minu_Slot_xt_flix64_slot0_encode, Opcode_minu_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_maxu_encode_fns[] = {
+- Opcode_maxu_Slot_inst_encode, 0, 0, Opcode_maxu_Slot_xt_flix64_slot0_encode, Opcode_maxu_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_nsa_encode_fns[] = {
+- Opcode_nsa_Slot_inst_encode, 0, 0, Opcode_nsa_Slot_xt_flix64_slot0_encode, Opcode_nsa_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_nsau_encode_fns[] = {
+- Opcode_nsau_Slot_inst_encode, 0, 0, Opcode_nsau_Slot_xt_flix64_slot0_encode, Opcode_nsau_Slot_xt_flix64_slot0_encode, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_sext_encode_fns[] = {
+- Opcode_sext_Slot_inst_encode, 0, 0, Opcode_sext_Slot_xt_flix64_slot0_encode, Opcode_sext_Slot_xt_flix64_slot0_encode, Opcode_sext_Slot_xt_flix64_slot1_encode, Opcode_sext_Slot_xt_flix64_slot2_encode, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_l32ai_encode_fns[] = {
+- Opcode_l32ai_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_s32ri_encode_fns[] = {
+- Opcode_s32ri_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_s32c1i_encode_fns[] = {
+- Opcode_s32c1i_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rsr_scompare1_encode_fns[] = {
+- Opcode_rsr_scompare1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wsr_scompare1_encode_fns[] = {
+- Opcode_wsr_scompare1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_xsr_scompare1_encode_fns[] = {
+- Opcode_xsr_scompare1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_quou_encode_fns[] = {
+- Opcode_quou_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_quos_encode_fns[] = {
+- Opcode_quos_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_remu_encode_fns[] = {
+- Opcode_remu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rems_encode_fns[] = {
+- Opcode_rems_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mull_encode_fns[] = {
+- Opcode_mull_Slot_inst_encode, 0, 0, Opcode_mull_Slot_xt_flix64_slot0_encode, Opcode_mull_Slot_xt_flix64_slot0_encode, Opcode_mull_Slot_xt_flix64_slot1_encode, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_muluh_encode_fns[] = {
+- Opcode_muluh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mulsh_encode_fns[] = {
+- Opcode_mulsh_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rur_fcr_encode_fns[] = {
+- Opcode_rur_fcr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wur_fcr_encode_fns[] = {
+- Opcode_wur_fcr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rur_fsr_encode_fns[] = {
+- Opcode_rur_fsr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wur_fsr_encode_fns[] = {
+- Opcode_wur_fsr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_add_s_encode_fns[] = {
+- Opcode_add_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_sub_s_encode_fns[] = {
+- Opcode_sub_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mul_s_encode_fns[] = {
+- Opcode_mul_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_madd_s_encode_fns[] = {
+- Opcode_madd_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_msub_s_encode_fns[] = {
+- Opcode_msub_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movf_s_encode_fns[] = {
+- Opcode_movf_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movt_s_encode_fns[] = {
+- Opcode_movt_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_moveqz_s_encode_fns[] = {
+- Opcode_moveqz_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movnez_s_encode_fns[] = {
+- Opcode_movnez_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movltz_s_encode_fns[] = {
+- Opcode_movltz_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_movgez_s_encode_fns[] = {
+- Opcode_movgez_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_abs_s_encode_fns[] = {
+- Opcode_abs_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_mov_s_encode_fns[] = {
+- Opcode_mov_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_neg_s_encode_fns[] = {
+- Opcode_neg_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_un_s_encode_fns[] = {
+- Opcode_un_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_oeq_s_encode_fns[] = {
+- Opcode_oeq_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ueq_s_encode_fns[] = {
+- Opcode_ueq_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_olt_s_encode_fns[] = {
+- Opcode_olt_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ult_s_encode_fns[] = {
+- Opcode_ult_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ole_s_encode_fns[] = {
+- Opcode_ole_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ule_s_encode_fns[] = {
+- Opcode_ule_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_float_s_encode_fns[] = {
+- Opcode_float_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ufloat_s_encode_fns[] = {
+- Opcode_ufloat_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_round_s_encode_fns[] = {
+- Opcode_round_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ceil_s_encode_fns[] = {
+- Opcode_ceil_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_floor_s_encode_fns[] = {
+- Opcode_floor_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_trunc_s_encode_fns[] = {
+- Opcode_trunc_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_utrunc_s_encode_fns[] = {
+- Opcode_utrunc_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_rfr_encode_fns[] = {
+- Opcode_rfr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_wfr_encode_fns[] = {
+- Opcode_wfr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_lsi_encode_fns[] = {
+- Opcode_lsi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_lsiu_encode_fns[] = {
+- Opcode_lsiu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_lsx_encode_fns[] = {
+- Opcode_lsx_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_lsxu_encode_fns[] = {
+- Opcode_lsxu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ssi_encode_fns[] = {
+- Opcode_ssi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ssiu_encode_fns[] = {
+- Opcode_ssiu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ssx_encode_fns[] = {
+- Opcode_ssx_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ssxu_encode_fns[] = {
+- Opcode_ssxu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0
+-};
+-
+-xtensa_opcode_encode_fn Opcode_beqz_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_beqz_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bnez_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bnez_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bgez_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bgez_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bltz_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bltz_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_beqi_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_beqi_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bnei_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bnei_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bgei_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bgei_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_blti_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_blti_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bgeui_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bgeui_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bltui_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bltui_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bbci_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bbci_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bbsi_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bbsi_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_beq_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_beq_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bne_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bne_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bge_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bge_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_blt_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_blt_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bgeu_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bgeu_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bltu_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bltu_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bany_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bany_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bnone_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bnone_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_ball_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_ball_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bnall_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bnall_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bbc_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bbc_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-xtensa_opcode_encode_fn Opcode_bbs_w18_encode_fns[] = {
+- 0, 0, 0, 0, 0, 0, 0, Opcode_bbs_w18_Slot_xt_flix64_slot3_encode
+-};
+-
+-
+-/* Opcode table. */
+-
+-static xtensa_opcode_internal opcodes[] = {
+- { "excw", 0 /* xt_iclass_excw */,
+- 0,
+- Opcode_excw_encode_fns, 0, 0 },
+- { "rfe", 1 /* xt_iclass_rfe */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_rfe_encode_fns, 0, 0 },
+- { "rfde", 2 /* xt_iclass_rfde */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_rfde_encode_fns, 0, 0 },
+- { "syscall", 3 /* xt_iclass_syscall */,
+- 0,
+- Opcode_syscall_encode_fns, 0, 0 },
+- { "simcall", 4 /* xt_iclass_simcall */,
+- 0,
+- Opcode_simcall_encode_fns, 0, 0 },
+- { "call12", 5 /* xt_iclass_call12 */,
+- XTENSA_OPCODE_IS_CALL,
+- Opcode_call12_encode_fns, 0, 0 },
+- { "call8", 6 /* xt_iclass_call8 */,
+- XTENSA_OPCODE_IS_CALL,
+- Opcode_call8_encode_fns, 0, 0 },
+- { "call4", 7 /* xt_iclass_call4 */,
+- XTENSA_OPCODE_IS_CALL,
+- Opcode_call4_encode_fns, 0, 0 },
+- { "callx12", 8 /* xt_iclass_callx12 */,
+- XTENSA_OPCODE_IS_CALL,
+- Opcode_callx12_encode_fns, 0, 0 },
+- { "callx8", 9 /* xt_iclass_callx8 */,
+- XTENSA_OPCODE_IS_CALL,
+- Opcode_callx8_encode_fns, 0, 0 },
+- { "callx4", 10 /* xt_iclass_callx4 */,
+- XTENSA_OPCODE_IS_CALL,
+- Opcode_callx4_encode_fns, 0, 0 },
+- { "entry", 11 /* xt_iclass_entry */,
+- 0,
+- Opcode_entry_encode_fns, 0, 0 },
+- { "movsp", 12 /* xt_iclass_movsp */,
+- 0,
+- Opcode_movsp_encode_fns, 0, 0 },
+- { "rotw", 13 /* xt_iclass_rotw */,
+- 0,
+- Opcode_rotw_encode_fns, 0, 0 },
+- { "retw", 14 /* xt_iclass_retw */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_retw_encode_fns, 0, 0 },
+- { "retw.n", 14 /* xt_iclass_retw */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_retw_n_encode_fns, 0, 0 },
+- { "rfwo", 15 /* xt_iclass_rfwou */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_rfwo_encode_fns, 0, 0 },
+- { "rfwu", 15 /* xt_iclass_rfwou */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_rfwu_encode_fns, 0, 0 },
+- { "l32e", 16 /* xt_iclass_l32e */,
+- 0,
+- Opcode_l32e_encode_fns, 0, 0 },
+- { "s32e", 17 /* xt_iclass_s32e */,
+- 0,
+- Opcode_s32e_encode_fns, 0, 0 },
+- { "rsr.windowbase", 18 /* xt_iclass_rsr.windowbase */,
+- 0,
+- Opcode_rsr_windowbase_encode_fns, 0, 0 },
+- { "wsr.windowbase", 19 /* xt_iclass_wsr.windowbase */,
+- 0,
+- Opcode_wsr_windowbase_encode_fns, 0, 0 },
+- { "xsr.windowbase", 20 /* xt_iclass_xsr.windowbase */,
+- 0,
+- Opcode_xsr_windowbase_encode_fns, 0, 0 },
+- { "rsr.windowstart", 21 /* xt_iclass_rsr.windowstart */,
+- 0,
+- Opcode_rsr_windowstart_encode_fns, 0, 0 },
+- { "wsr.windowstart", 22 /* xt_iclass_wsr.windowstart */,
+- 0,
+- Opcode_wsr_windowstart_encode_fns, 0, 0 },
+- { "xsr.windowstart", 23 /* xt_iclass_xsr.windowstart */,
+- 0,
+- Opcode_xsr_windowstart_encode_fns, 0, 0 },
+- { "add.n", 24 /* xt_iclass_add.n */,
+- 0,
+- Opcode_add_n_encode_fns, 0, 0 },
+- { "addi.n", 25 /* xt_iclass_addi.n */,
+- 0,
+- Opcode_addi_n_encode_fns, 0, 0 },
+- { "beqz.n", 26 /* xt_iclass_bz6 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_beqz_n_encode_fns, 0, 0 },
+- { "bnez.n", 26 /* xt_iclass_bz6 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bnez_n_encode_fns, 0, 0 },
+- { "ill.n", 27 /* xt_iclass_ill.n */,
+- 0,
+- Opcode_ill_n_encode_fns, 0, 0 },
+- { "l32i.n", 28 /* xt_iclass_loadi4 */,
+- 0,
+- Opcode_l32i_n_encode_fns, 0, 0 },
+- { "mov.n", 29 /* xt_iclass_mov.n */,
+- 0,
+- Opcode_mov_n_encode_fns, 0, 0 },
+- { "movi.n", 30 /* xt_iclass_movi.n */,
+- 0,
+- Opcode_movi_n_encode_fns, 0, 0 },
+- { "nop.n", 31 /* xt_iclass_nopn */,
+- 0,
+- Opcode_nop_n_encode_fns, 0, 0 },
+- { "ret.n", 32 /* xt_iclass_retn */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_ret_n_encode_fns, 0, 0 },
+- { "s32i.n", 33 /* xt_iclass_storei4 */,
+- 0,
+- Opcode_s32i_n_encode_fns, 0, 0 },
+- { "rur.threadptr", 34 /* rur_threadptr */,
+- 0,
+- Opcode_rur_threadptr_encode_fns, 0, 0 },
+- { "wur.threadptr", 35 /* wur_threadptr */,
+- 0,
+- Opcode_wur_threadptr_encode_fns, 0, 0 },
+- { "addi", 36 /* xt_iclass_addi */,
+- 0,
+- Opcode_addi_encode_fns, 0, 0 },
+- { "addmi", 37 /* xt_iclass_addmi */,
+- 0,
+- Opcode_addmi_encode_fns, 0, 0 },
+- { "add", 38 /* xt_iclass_addsub */,
+- 0,
+- Opcode_add_encode_fns, 0, 0 },
+- { "sub", 38 /* xt_iclass_addsub */,
+- 0,
+- Opcode_sub_encode_fns, 0, 0 },
+- { "addx2", 38 /* xt_iclass_addsub */,
+- 0,
+- Opcode_addx2_encode_fns, 0, 0 },
+- { "addx4", 38 /* xt_iclass_addsub */,
+- 0,
+- Opcode_addx4_encode_fns, 0, 0 },
+- { "addx8", 38 /* xt_iclass_addsub */,
+- 0,
+- Opcode_addx8_encode_fns, 0, 0 },
+- { "subx2", 38 /* xt_iclass_addsub */,
+- 0,
+- Opcode_subx2_encode_fns, 0, 0 },
+- { "subx4", 38 /* xt_iclass_addsub */,
+- 0,
+- Opcode_subx4_encode_fns, 0, 0 },
+- { "subx8", 38 /* xt_iclass_addsub */,
+- 0,
+- Opcode_subx8_encode_fns, 0, 0 },
+- { "and", 39 /* xt_iclass_bit */,
+- 0,
+- Opcode_and_encode_fns, 0, 0 },
+- { "or", 39 /* xt_iclass_bit */,
+- 0,
+- Opcode_or_encode_fns, 0, 0 },
+- { "xor", 39 /* xt_iclass_bit */,
+- 0,
+- Opcode_xor_encode_fns, 0, 0 },
+- { "beqi", 40 /* xt_iclass_bsi8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_beqi_encode_fns, 0, 0 },
+- { "bnei", 40 /* xt_iclass_bsi8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bnei_encode_fns, 0, 0 },
+- { "bgei", 40 /* xt_iclass_bsi8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bgei_encode_fns, 0, 0 },
+- { "blti", 40 /* xt_iclass_bsi8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_blti_encode_fns, 0, 0 },
+- { "bbci", 41 /* xt_iclass_bsi8b */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bbci_encode_fns, 0, 0 },
+- { "bbsi", 41 /* xt_iclass_bsi8b */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bbsi_encode_fns, 0, 0 },
+- { "bgeui", 42 /* xt_iclass_bsi8u */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bgeui_encode_fns, 0, 0 },
+- { "bltui", 42 /* xt_iclass_bsi8u */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bltui_encode_fns, 0, 0 },
+- { "beq", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_beq_encode_fns, 0, 0 },
+- { "bne", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bne_encode_fns, 0, 0 },
+- { "bge", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bge_encode_fns, 0, 0 },
+- { "blt", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_blt_encode_fns, 0, 0 },
+- { "bgeu", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bgeu_encode_fns, 0, 0 },
+- { "bltu", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bltu_encode_fns, 0, 0 },
+- { "bany", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bany_encode_fns, 0, 0 },
+- { "bnone", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bnone_encode_fns, 0, 0 },
+- { "ball", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_ball_encode_fns, 0, 0 },
+- { "bnall", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bnall_encode_fns, 0, 0 },
+- { "bbc", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bbc_encode_fns, 0, 0 },
+- { "bbs", 43 /* xt_iclass_bst8 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bbs_encode_fns, 0, 0 },
+- { "beqz", 44 /* xt_iclass_bsz12 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_beqz_encode_fns, 0, 0 },
+- { "bnez", 44 /* xt_iclass_bsz12 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bnez_encode_fns, 0, 0 },
+- { "bgez", 44 /* xt_iclass_bsz12 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bgez_encode_fns, 0, 0 },
+- { "bltz", 44 /* xt_iclass_bsz12 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bltz_encode_fns, 0, 0 },
+- { "call0", 45 /* xt_iclass_call0 */,
+- XTENSA_OPCODE_IS_CALL,
+- Opcode_call0_encode_fns, 0, 0 },
+- { "callx0", 46 /* xt_iclass_callx0 */,
+- XTENSA_OPCODE_IS_CALL,
+- Opcode_callx0_encode_fns, 0, 0 },
+- { "extui", 47 /* xt_iclass_exti */,
+- 0,
+- Opcode_extui_encode_fns, 0, 0 },
+- { "ill", 48 /* xt_iclass_ill */,
+- 0,
+- Opcode_ill_encode_fns, 0, 0 },
+- { "j", 49 /* xt_iclass_jump */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_j_encode_fns, 0, 0 },
+- { "jx", 50 /* xt_iclass_jumpx */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_jx_encode_fns, 0, 0 },
+- { "l16ui", 51 /* xt_iclass_l16ui */,
+- 0,
+- Opcode_l16ui_encode_fns, 0, 0 },
+- { "l16si", 52 /* xt_iclass_l16si */,
+- 0,
+- Opcode_l16si_encode_fns, 0, 0 },
+- { "l32i", 53 /* xt_iclass_l32i */,
+- 0,
+- Opcode_l32i_encode_fns, 0, 0 },
+- { "l32r", 54 /* xt_iclass_l32r */,
+- 0,
+- Opcode_l32r_encode_fns, 0, 0 },
+- { "l8ui", 55 /* xt_iclass_l8i */,
+- 0,
+- Opcode_l8ui_encode_fns, 0, 0 },
+- { "loop", 56 /* xt_iclass_loop */,
+- XTENSA_OPCODE_IS_LOOP,
+- Opcode_loop_encode_fns, 0, 0 },
+- { "loopnez", 57 /* xt_iclass_loopz */,
+- XTENSA_OPCODE_IS_LOOP,
+- Opcode_loopnez_encode_fns, 0, 0 },
+- { "loopgtz", 57 /* xt_iclass_loopz */,
+- XTENSA_OPCODE_IS_LOOP,
+- Opcode_loopgtz_encode_fns, 0, 0 },
+- { "movi", 58 /* xt_iclass_movi */,
+- 0,
+- Opcode_movi_encode_fns, 0, 0 },
+- { "moveqz", 59 /* xt_iclass_movz */,
+- 0,
+- Opcode_moveqz_encode_fns, 0, 0 },
+- { "movnez", 59 /* xt_iclass_movz */,
+- 0,
+- Opcode_movnez_encode_fns, 0, 0 },
+- { "movltz", 59 /* xt_iclass_movz */,
+- 0,
+- Opcode_movltz_encode_fns, 0, 0 },
+- { "movgez", 59 /* xt_iclass_movz */,
+- 0,
+- Opcode_movgez_encode_fns, 0, 0 },
+- { "neg", 60 /* xt_iclass_neg */,
+- 0,
+- Opcode_neg_encode_fns, 0, 0 },
+- { "abs", 60 /* xt_iclass_neg */,
+- 0,
+- Opcode_abs_encode_fns, 0, 0 },
+- { "nop", 61 /* xt_iclass_nop */,
+- 0,
+- Opcode_nop_encode_fns, 0, 0 },
+- { "ret", 62 /* xt_iclass_return */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_ret_encode_fns, 0, 0 },
+- { "s16i", 63 /* xt_iclass_s16i */,
+- 0,
+- Opcode_s16i_encode_fns, 0, 0 },
+- { "s32i", 64 /* xt_iclass_s32i */,
+- 0,
+- Opcode_s32i_encode_fns, 0, 0 },
+- { "s8i", 65 /* xt_iclass_s8i */,
+- 0,
+- Opcode_s8i_encode_fns, 0, 0 },
+- { "ssr", 66 /* xt_iclass_sar */,
+- 0,
+- Opcode_ssr_encode_fns, 0, 0 },
+- { "ssl", 66 /* xt_iclass_sar */,
+- 0,
+- Opcode_ssl_encode_fns, 0, 0 },
+- { "ssa8l", 66 /* xt_iclass_sar */,
+- 0,
+- Opcode_ssa8l_encode_fns, 0, 0 },
+- { "ssa8b", 66 /* xt_iclass_sar */,
+- 0,
+- Opcode_ssa8b_encode_fns, 0, 0 },
+- { "ssai", 67 /* xt_iclass_sari */,
+- 0,
+- Opcode_ssai_encode_fns, 0, 0 },
+- { "sll", 68 /* xt_iclass_shifts */,
+- 0,
+- Opcode_sll_encode_fns, 0, 0 },
+- { "src", 69 /* xt_iclass_shiftst */,
+- 0,
+- Opcode_src_encode_fns, 0, 0 },
+- { "srl", 70 /* xt_iclass_shiftt */,
+- 0,
+- Opcode_srl_encode_fns, 0, 0 },
+- { "sra", 70 /* xt_iclass_shiftt */,
+- 0,
+- Opcode_sra_encode_fns, 0, 0 },
+- { "slli", 71 /* xt_iclass_slli */,
+- 0,
+- Opcode_slli_encode_fns, 0, 0 },
+- { "srai", 72 /* xt_iclass_srai */,
+- 0,
+- Opcode_srai_encode_fns, 0, 0 },
+- { "srli", 73 /* xt_iclass_srli */,
+- 0,
+- Opcode_srli_encode_fns, 0, 0 },
+- { "memw", 74 /* xt_iclass_memw */,
+- 0,
+- Opcode_memw_encode_fns, 0, 0 },
+- { "extw", 75 /* xt_iclass_extw */,
+- 0,
+- Opcode_extw_encode_fns, 0, 0 },
+- { "isync", 76 /* xt_iclass_isync */,
+- 0,
+- Opcode_isync_encode_fns, 0, 0 },
+- { "rsync", 77 /* xt_iclass_sync */,
+- 0,
+- Opcode_rsync_encode_fns, 0, 0 },
+- { "esync", 77 /* xt_iclass_sync */,
+- 0,
+- Opcode_esync_encode_fns, 0, 0 },
+- { "dsync", 77 /* xt_iclass_sync */,
+- 0,
+- Opcode_dsync_encode_fns, 0, 0 },
+- { "rsil", 78 /* xt_iclass_rsil */,
+- 0,
+- Opcode_rsil_encode_fns, 0, 0 },
+- { "rsr.lend", 79 /* xt_iclass_rsr.lend */,
+- 0,
+- Opcode_rsr_lend_encode_fns, 0, 0 },
+- { "wsr.lend", 80 /* xt_iclass_wsr.lend */,
+- 0,
+- Opcode_wsr_lend_encode_fns, 0, 0 },
+- { "xsr.lend", 81 /* xt_iclass_xsr.lend */,
+- 0,
+- Opcode_xsr_lend_encode_fns, 0, 0 },
+- { "rsr.lcount", 82 /* xt_iclass_rsr.lcount */,
+- 0,
+- Opcode_rsr_lcount_encode_fns, 0, 0 },
+- { "wsr.lcount", 83 /* xt_iclass_wsr.lcount */,
+- 0,
+- Opcode_wsr_lcount_encode_fns, 0, 0 },
+- { "xsr.lcount", 84 /* xt_iclass_xsr.lcount */,
+- 0,
+- Opcode_xsr_lcount_encode_fns, 0, 0 },
+- { "rsr.lbeg", 85 /* xt_iclass_rsr.lbeg */,
+- 0,
+- Opcode_rsr_lbeg_encode_fns, 0, 0 },
+- { "wsr.lbeg", 86 /* xt_iclass_wsr.lbeg */,
+- 0,
+- Opcode_wsr_lbeg_encode_fns, 0, 0 },
+- { "xsr.lbeg", 87 /* xt_iclass_xsr.lbeg */,
+- 0,
+- Opcode_xsr_lbeg_encode_fns, 0, 0 },
+- { "rsr.sar", 88 /* xt_iclass_rsr.sar */,
+- 0,
+- Opcode_rsr_sar_encode_fns, 0, 0 },
+- { "wsr.sar", 89 /* xt_iclass_wsr.sar */,
+- 0,
+- Opcode_wsr_sar_encode_fns, 0, 0 },
+- { "xsr.sar", 90 /* xt_iclass_xsr.sar */,
+- 0,
+- Opcode_xsr_sar_encode_fns, 0, 0 },
+- { "rsr.litbase", 91 /* xt_iclass_rsr.litbase */,
+- 0,
+- Opcode_rsr_litbase_encode_fns, 0, 0 },
+- { "wsr.litbase", 92 /* xt_iclass_wsr.litbase */,
+- 0,
+- Opcode_wsr_litbase_encode_fns, 0, 0 },
+- { "xsr.litbase", 93 /* xt_iclass_xsr.litbase */,
+- 0,
+- Opcode_xsr_litbase_encode_fns, 0, 0 },
+- { "rsr.176", 94 /* xt_iclass_rsr.176 */,
+- 0,
+- Opcode_rsr_176_encode_fns, 0, 0 },
+- { "rsr.208", 95 /* xt_iclass_rsr.208 */,
+- 0,
+- Opcode_rsr_208_encode_fns, 0, 0 },
+- { "rsr.ps", 96 /* xt_iclass_rsr.ps */,
+- 0,
+- Opcode_rsr_ps_encode_fns, 0, 0 },
+- { "wsr.ps", 97 /* xt_iclass_wsr.ps */,
+- 0,
+- Opcode_wsr_ps_encode_fns, 0, 0 },
+- { "xsr.ps", 98 /* xt_iclass_xsr.ps */,
+- 0,
+- Opcode_xsr_ps_encode_fns, 0, 0 },
+- { "rsr.epc1", 99 /* xt_iclass_rsr.epc1 */,
+- 0,
+- Opcode_rsr_epc1_encode_fns, 0, 0 },
+- { "wsr.epc1", 100 /* xt_iclass_wsr.epc1 */,
+- 0,
+- Opcode_wsr_epc1_encode_fns, 0, 0 },
+- { "xsr.epc1", 101 /* xt_iclass_xsr.epc1 */,
+- 0,
+- Opcode_xsr_epc1_encode_fns, 0, 0 },
+- { "rsr.excsave1", 102 /* xt_iclass_rsr.excsave1 */,
+- 0,
+- Opcode_rsr_excsave1_encode_fns, 0, 0 },
+- { "wsr.excsave1", 103 /* xt_iclass_wsr.excsave1 */,
+- 0,
+- Opcode_wsr_excsave1_encode_fns, 0, 0 },
+- { "xsr.excsave1", 104 /* xt_iclass_xsr.excsave1 */,
+- 0,
+- Opcode_xsr_excsave1_encode_fns, 0, 0 },
+- { "rsr.epc2", 105 /* xt_iclass_rsr.epc2 */,
+- 0,
+- Opcode_rsr_epc2_encode_fns, 0, 0 },
+- { "wsr.epc2", 106 /* xt_iclass_wsr.epc2 */,
+- 0,
+- Opcode_wsr_epc2_encode_fns, 0, 0 },
+- { "xsr.epc2", 107 /* xt_iclass_xsr.epc2 */,
+- 0,
+- Opcode_xsr_epc2_encode_fns, 0, 0 },
+- { "rsr.excsave2", 108 /* xt_iclass_rsr.excsave2 */,
+- 0,
+- Opcode_rsr_excsave2_encode_fns, 0, 0 },
+- { "wsr.excsave2", 109 /* xt_iclass_wsr.excsave2 */,
+- 0,
+- Opcode_wsr_excsave2_encode_fns, 0, 0 },
+- { "xsr.excsave2", 110 /* xt_iclass_xsr.excsave2 */,
+- 0,
+- Opcode_xsr_excsave2_encode_fns, 0, 0 },
+- { "rsr.epc3", 111 /* xt_iclass_rsr.epc3 */,
+- 0,
+- Opcode_rsr_epc3_encode_fns, 0, 0 },
+- { "wsr.epc3", 112 /* xt_iclass_wsr.epc3 */,
+- 0,
+- Opcode_wsr_epc3_encode_fns, 0, 0 },
+- { "xsr.epc3", 113 /* xt_iclass_xsr.epc3 */,
+- 0,
+- Opcode_xsr_epc3_encode_fns, 0, 0 },
+- { "rsr.excsave3", 114 /* xt_iclass_rsr.excsave3 */,
+- 0,
+- Opcode_rsr_excsave3_encode_fns, 0, 0 },
+- { "wsr.excsave3", 115 /* xt_iclass_wsr.excsave3 */,
+- 0,
+- Opcode_wsr_excsave3_encode_fns, 0, 0 },
+- { "xsr.excsave3", 116 /* xt_iclass_xsr.excsave3 */,
+- 0,
+- Opcode_xsr_excsave3_encode_fns, 0, 0 },
+- { "rsr.epc4", 117 /* xt_iclass_rsr.epc4 */,
+- 0,
+- Opcode_rsr_epc4_encode_fns, 0, 0 },
+- { "wsr.epc4", 118 /* xt_iclass_wsr.epc4 */,
+- 0,
+- Opcode_wsr_epc4_encode_fns, 0, 0 },
+- { "xsr.epc4", 119 /* xt_iclass_xsr.epc4 */,
+- 0,
+- Opcode_xsr_epc4_encode_fns, 0, 0 },
+- { "rsr.excsave4", 120 /* xt_iclass_rsr.excsave4 */,
+- 0,
+- Opcode_rsr_excsave4_encode_fns, 0, 0 },
+- { "wsr.excsave4", 121 /* xt_iclass_wsr.excsave4 */,
+- 0,
+- Opcode_wsr_excsave4_encode_fns, 0, 0 },
+- { "xsr.excsave4", 122 /* xt_iclass_xsr.excsave4 */,
+- 0,
+- Opcode_xsr_excsave4_encode_fns, 0, 0 },
+- { "rsr.epc5", 123 /* xt_iclass_rsr.epc5 */,
+- 0,
+- Opcode_rsr_epc5_encode_fns, 0, 0 },
+- { "wsr.epc5", 124 /* xt_iclass_wsr.epc5 */,
+- 0,
+- Opcode_wsr_epc5_encode_fns, 0, 0 },
+- { "xsr.epc5", 125 /* xt_iclass_xsr.epc5 */,
+- 0,
+- Opcode_xsr_epc5_encode_fns, 0, 0 },
+- { "rsr.excsave5", 126 /* xt_iclass_rsr.excsave5 */,
+- 0,
+- Opcode_rsr_excsave5_encode_fns, 0, 0 },
+- { "wsr.excsave5", 127 /* xt_iclass_wsr.excsave5 */,
+- 0,
+- Opcode_wsr_excsave5_encode_fns, 0, 0 },
+- { "xsr.excsave5", 128 /* xt_iclass_xsr.excsave5 */,
+- 0,
+- Opcode_xsr_excsave5_encode_fns, 0, 0 },
+- { "rsr.epc6", 129 /* xt_iclass_rsr.epc6 */,
+- 0,
+- Opcode_rsr_epc6_encode_fns, 0, 0 },
+- { "wsr.epc6", 130 /* xt_iclass_wsr.epc6 */,
+- 0,
+- Opcode_wsr_epc6_encode_fns, 0, 0 },
+- { "xsr.epc6", 131 /* xt_iclass_xsr.epc6 */,
+- 0,
+- Opcode_xsr_epc6_encode_fns, 0, 0 },
+- { "rsr.excsave6", 132 /* xt_iclass_rsr.excsave6 */,
+- 0,
+- Opcode_rsr_excsave6_encode_fns, 0, 0 },
+- { "wsr.excsave6", 133 /* xt_iclass_wsr.excsave6 */,
+- 0,
+- Opcode_wsr_excsave6_encode_fns, 0, 0 },
+- { "xsr.excsave6", 134 /* xt_iclass_xsr.excsave6 */,
+- 0,
+- Opcode_xsr_excsave6_encode_fns, 0, 0 },
+- { "rsr.epc7", 135 /* xt_iclass_rsr.epc7 */,
+- 0,
+- Opcode_rsr_epc7_encode_fns, 0, 0 },
+- { "wsr.epc7", 136 /* xt_iclass_wsr.epc7 */,
+- 0,
+- Opcode_wsr_epc7_encode_fns, 0, 0 },
+- { "xsr.epc7", 137 /* xt_iclass_xsr.epc7 */,
+- 0,
+- Opcode_xsr_epc7_encode_fns, 0, 0 },
+- { "rsr.excsave7", 138 /* xt_iclass_rsr.excsave7 */,
+- 0,
+- Opcode_rsr_excsave7_encode_fns, 0, 0 },
+- { "wsr.excsave7", 139 /* xt_iclass_wsr.excsave7 */,
+- 0,
+- Opcode_wsr_excsave7_encode_fns, 0, 0 },
+- { "xsr.excsave7", 140 /* xt_iclass_xsr.excsave7 */,
+- 0,
+- Opcode_xsr_excsave7_encode_fns, 0, 0 },
+- { "rsr.eps2", 141 /* xt_iclass_rsr.eps2 */,
+- 0,
+- Opcode_rsr_eps2_encode_fns, 0, 0 },
+- { "wsr.eps2", 142 /* xt_iclass_wsr.eps2 */,
+- 0,
+- Opcode_wsr_eps2_encode_fns, 0, 0 },
+- { "xsr.eps2", 143 /* xt_iclass_xsr.eps2 */,
+- 0,
+- Opcode_xsr_eps2_encode_fns, 0, 0 },
+- { "rsr.eps3", 144 /* xt_iclass_rsr.eps3 */,
+- 0,
+- Opcode_rsr_eps3_encode_fns, 0, 0 },
+- { "wsr.eps3", 145 /* xt_iclass_wsr.eps3 */,
+- 0,
+- Opcode_wsr_eps3_encode_fns, 0, 0 },
+- { "xsr.eps3", 146 /* xt_iclass_xsr.eps3 */,
+- 0,
+- Opcode_xsr_eps3_encode_fns, 0, 0 },
+- { "rsr.eps4", 147 /* xt_iclass_rsr.eps4 */,
+- 0,
+- Opcode_rsr_eps4_encode_fns, 0, 0 },
+- { "wsr.eps4", 148 /* xt_iclass_wsr.eps4 */,
+- 0,
+- Opcode_wsr_eps4_encode_fns, 0, 0 },
+- { "xsr.eps4", 149 /* xt_iclass_xsr.eps4 */,
+- 0,
+- Opcode_xsr_eps4_encode_fns, 0, 0 },
+- { "rsr.eps5", 150 /* xt_iclass_rsr.eps5 */,
+- 0,
+- Opcode_rsr_eps5_encode_fns, 0, 0 },
+- { "wsr.eps5", 151 /* xt_iclass_wsr.eps5 */,
+- 0,
+- Opcode_wsr_eps5_encode_fns, 0, 0 },
+- { "xsr.eps5", 152 /* xt_iclass_xsr.eps5 */,
+- 0,
+- Opcode_xsr_eps5_encode_fns, 0, 0 },
+- { "rsr.eps6", 153 /* xt_iclass_rsr.eps6 */,
+- 0,
+- Opcode_rsr_eps6_encode_fns, 0, 0 },
+- { "wsr.eps6", 154 /* xt_iclass_wsr.eps6 */,
+- 0,
+- Opcode_wsr_eps6_encode_fns, 0, 0 },
+- { "xsr.eps6", 155 /* xt_iclass_xsr.eps6 */,
+- 0,
+- Opcode_xsr_eps6_encode_fns, 0, 0 },
+- { "rsr.eps7", 156 /* xt_iclass_rsr.eps7 */,
+- 0,
+- Opcode_rsr_eps7_encode_fns, 0, 0 },
+- { "wsr.eps7", 157 /* xt_iclass_wsr.eps7 */,
+- 0,
+- Opcode_wsr_eps7_encode_fns, 0, 0 },
+- { "xsr.eps7", 158 /* xt_iclass_xsr.eps7 */,
+- 0,
+- Opcode_xsr_eps7_encode_fns, 0, 0 },
+- { "rsr.excvaddr", 159 /* xt_iclass_rsr.excvaddr */,
+- 0,
+- Opcode_rsr_excvaddr_encode_fns, 0, 0 },
+- { "wsr.excvaddr", 160 /* xt_iclass_wsr.excvaddr */,
+- 0,
+- Opcode_wsr_excvaddr_encode_fns, 0, 0 },
+- { "xsr.excvaddr", 161 /* xt_iclass_xsr.excvaddr */,
+- 0,
+- Opcode_xsr_excvaddr_encode_fns, 0, 0 },
+- { "rsr.depc", 162 /* xt_iclass_rsr.depc */,
+- 0,
+- Opcode_rsr_depc_encode_fns, 0, 0 },
+- { "wsr.depc", 163 /* xt_iclass_wsr.depc */,
+- 0,
+- Opcode_wsr_depc_encode_fns, 0, 0 },
+- { "xsr.depc", 164 /* xt_iclass_xsr.depc */,
+- 0,
+- Opcode_xsr_depc_encode_fns, 0, 0 },
+- { "rsr.exccause", 165 /* xt_iclass_rsr.exccause */,
+- 0,
+- Opcode_rsr_exccause_encode_fns, 0, 0 },
+- { "wsr.exccause", 166 /* xt_iclass_wsr.exccause */,
+- 0,
+- Opcode_wsr_exccause_encode_fns, 0, 0 },
+- { "xsr.exccause", 167 /* xt_iclass_xsr.exccause */,
+- 0,
+- Opcode_xsr_exccause_encode_fns, 0, 0 },
+- { "rsr.misc0", 168 /* xt_iclass_rsr.misc0 */,
+- 0,
+- Opcode_rsr_misc0_encode_fns, 0, 0 },
+- { "wsr.misc0", 169 /* xt_iclass_wsr.misc0 */,
+- 0,
+- Opcode_wsr_misc0_encode_fns, 0, 0 },
+- { "xsr.misc0", 170 /* xt_iclass_xsr.misc0 */,
+- 0,
+- Opcode_xsr_misc0_encode_fns, 0, 0 },
+- { "rsr.misc1", 171 /* xt_iclass_rsr.misc1 */,
+- 0,
+- Opcode_rsr_misc1_encode_fns, 0, 0 },
+- { "wsr.misc1", 172 /* xt_iclass_wsr.misc1 */,
+- 0,
+- Opcode_wsr_misc1_encode_fns, 0, 0 },
+- { "xsr.misc1", 173 /* xt_iclass_xsr.misc1 */,
+- 0,
+- Opcode_xsr_misc1_encode_fns, 0, 0 },
+- { "rsr.misc2", 174 /* xt_iclass_rsr.misc2 */,
+- 0,
+- Opcode_rsr_misc2_encode_fns, 0, 0 },
+- { "wsr.misc2", 175 /* xt_iclass_wsr.misc2 */,
+- 0,
+- Opcode_wsr_misc2_encode_fns, 0, 0 },
+- { "xsr.misc2", 176 /* xt_iclass_xsr.misc2 */,
+- 0,
+- Opcode_xsr_misc2_encode_fns, 0, 0 },
+- { "rsr.misc3", 177 /* xt_iclass_rsr.misc3 */,
+- 0,
+- Opcode_rsr_misc3_encode_fns, 0, 0 },
+- { "wsr.misc3", 178 /* xt_iclass_wsr.misc3 */,
+- 0,
+- Opcode_wsr_misc3_encode_fns, 0, 0 },
+- { "xsr.misc3", 179 /* xt_iclass_xsr.misc3 */,
+- 0,
+- Opcode_xsr_misc3_encode_fns, 0, 0 },
+- { "rsr.prid", 180 /* xt_iclass_rsr.prid */,
+- 0,
+- Opcode_rsr_prid_encode_fns, 0, 0 },
+- { "rsr.vecbase", 181 /* xt_iclass_rsr.vecbase */,
+- 0,
+- Opcode_rsr_vecbase_encode_fns, 0, 0 },
+- { "wsr.vecbase", 182 /* xt_iclass_wsr.vecbase */,
+- 0,
+- Opcode_wsr_vecbase_encode_fns, 0, 0 },
+- { "xsr.vecbase", 183 /* xt_iclass_xsr.vecbase */,
+- 0,
+- Opcode_xsr_vecbase_encode_fns, 0, 0 },
+- { "mul.aa.ll", 184 /* xt_iclass_mac16_aa */,
+- 0,
+- Opcode_mul_aa_ll_encode_fns, 0, 0 },
+- { "mul.aa.hl", 184 /* xt_iclass_mac16_aa */,
+- 0,
+- Opcode_mul_aa_hl_encode_fns, 0, 0 },
+- { "mul.aa.lh", 184 /* xt_iclass_mac16_aa */,
+- 0,
+- Opcode_mul_aa_lh_encode_fns, 0, 0 },
+- { "mul.aa.hh", 184 /* xt_iclass_mac16_aa */,
+- 0,
+- Opcode_mul_aa_hh_encode_fns, 0, 0 },
+- { "umul.aa.ll", 184 /* xt_iclass_mac16_aa */,
+- 0,
+- Opcode_umul_aa_ll_encode_fns, 0, 0 },
+- { "umul.aa.hl", 184 /* xt_iclass_mac16_aa */,
+- 0,
+- Opcode_umul_aa_hl_encode_fns, 0, 0 },
+- { "umul.aa.lh", 184 /* xt_iclass_mac16_aa */,
+- 0,
+- Opcode_umul_aa_lh_encode_fns, 0, 0 },
+- { "umul.aa.hh", 184 /* xt_iclass_mac16_aa */,
+- 0,
+- Opcode_umul_aa_hh_encode_fns, 0, 0 },
+- { "mul.ad.ll", 185 /* xt_iclass_mac16_ad */,
+- 0,
+- Opcode_mul_ad_ll_encode_fns, 0, 0 },
+- { "mul.ad.hl", 185 /* xt_iclass_mac16_ad */,
+- 0,
+- Opcode_mul_ad_hl_encode_fns, 0, 0 },
+- { "mul.ad.lh", 185 /* xt_iclass_mac16_ad */,
+- 0,
+- Opcode_mul_ad_lh_encode_fns, 0, 0 },
+- { "mul.ad.hh", 185 /* xt_iclass_mac16_ad */,
+- 0,
+- Opcode_mul_ad_hh_encode_fns, 0, 0 },
+- { "mul.da.ll", 186 /* xt_iclass_mac16_da */,
+- 0,
+- Opcode_mul_da_ll_encode_fns, 0, 0 },
+- { "mul.da.hl", 186 /* xt_iclass_mac16_da */,
+- 0,
+- Opcode_mul_da_hl_encode_fns, 0, 0 },
+- { "mul.da.lh", 186 /* xt_iclass_mac16_da */,
+- 0,
+- Opcode_mul_da_lh_encode_fns, 0, 0 },
+- { "mul.da.hh", 186 /* xt_iclass_mac16_da */,
+- 0,
+- Opcode_mul_da_hh_encode_fns, 0, 0 },
+- { "mul.dd.ll", 187 /* xt_iclass_mac16_dd */,
+- 0,
+- Opcode_mul_dd_ll_encode_fns, 0, 0 },
+- { "mul.dd.hl", 187 /* xt_iclass_mac16_dd */,
+- 0,
+- Opcode_mul_dd_hl_encode_fns, 0, 0 },
+- { "mul.dd.lh", 187 /* xt_iclass_mac16_dd */,
+- 0,
+- Opcode_mul_dd_lh_encode_fns, 0, 0 },
+- { "mul.dd.hh", 187 /* xt_iclass_mac16_dd */,
+- 0,
+- Opcode_mul_dd_hh_encode_fns, 0, 0 },
+- { "mula.aa.ll", 188 /* xt_iclass_mac16a_aa */,
+- 0,
+- Opcode_mula_aa_ll_encode_fns, 0, 0 },
+- { "mula.aa.hl", 188 /* xt_iclass_mac16a_aa */,
+- 0,
+- Opcode_mula_aa_hl_encode_fns, 0, 0 },
+- { "mula.aa.lh", 188 /* xt_iclass_mac16a_aa */,
+- 0,
+- Opcode_mula_aa_lh_encode_fns, 0, 0 },
+- { "mula.aa.hh", 188 /* xt_iclass_mac16a_aa */,
+- 0,
+- Opcode_mula_aa_hh_encode_fns, 0, 0 },
+- { "muls.aa.ll", 188 /* xt_iclass_mac16a_aa */,
+- 0,
+- Opcode_muls_aa_ll_encode_fns, 0, 0 },
+- { "muls.aa.hl", 188 /* xt_iclass_mac16a_aa */,
+- 0,
+- Opcode_muls_aa_hl_encode_fns, 0, 0 },
+- { "muls.aa.lh", 188 /* xt_iclass_mac16a_aa */,
+- 0,
+- Opcode_muls_aa_lh_encode_fns, 0, 0 },
+- { "muls.aa.hh", 188 /* xt_iclass_mac16a_aa */,
+- 0,
+- Opcode_muls_aa_hh_encode_fns, 0, 0 },
+- { "mula.ad.ll", 189 /* xt_iclass_mac16a_ad */,
+- 0,
+- Opcode_mula_ad_ll_encode_fns, 0, 0 },
+- { "mula.ad.hl", 189 /* xt_iclass_mac16a_ad */,
+- 0,
+- Opcode_mula_ad_hl_encode_fns, 0, 0 },
+- { "mula.ad.lh", 189 /* xt_iclass_mac16a_ad */,
+- 0,
+- Opcode_mula_ad_lh_encode_fns, 0, 0 },
+- { "mula.ad.hh", 189 /* xt_iclass_mac16a_ad */,
+- 0,
+- Opcode_mula_ad_hh_encode_fns, 0, 0 },
+- { "muls.ad.ll", 189 /* xt_iclass_mac16a_ad */,
+- 0,
+- Opcode_muls_ad_ll_encode_fns, 0, 0 },
+- { "muls.ad.hl", 189 /* xt_iclass_mac16a_ad */,
+- 0,
+- Opcode_muls_ad_hl_encode_fns, 0, 0 },
+- { "muls.ad.lh", 189 /* xt_iclass_mac16a_ad */,
+- 0,
+- Opcode_muls_ad_lh_encode_fns, 0, 0 },
+- { "muls.ad.hh", 189 /* xt_iclass_mac16a_ad */,
+- 0,
+- Opcode_muls_ad_hh_encode_fns, 0, 0 },
+- { "mula.da.ll", 190 /* xt_iclass_mac16a_da */,
+- 0,
+- Opcode_mula_da_ll_encode_fns, 0, 0 },
+- { "mula.da.hl", 190 /* xt_iclass_mac16a_da */,
+- 0,
+- Opcode_mula_da_hl_encode_fns, 0, 0 },
+- { "mula.da.lh", 190 /* xt_iclass_mac16a_da */,
+- 0,
+- Opcode_mula_da_lh_encode_fns, 0, 0 },
+- { "mula.da.hh", 190 /* xt_iclass_mac16a_da */,
+- 0,
+- Opcode_mula_da_hh_encode_fns, 0, 0 },
+- { "muls.da.ll", 190 /* xt_iclass_mac16a_da */,
+- 0,
+- Opcode_muls_da_ll_encode_fns, 0, 0 },
+- { "muls.da.hl", 190 /* xt_iclass_mac16a_da */,
+- 0,
+- Opcode_muls_da_hl_encode_fns, 0, 0 },
+- { "muls.da.lh", 190 /* xt_iclass_mac16a_da */,
+- 0,
+- Opcode_muls_da_lh_encode_fns, 0, 0 },
+- { "muls.da.hh", 190 /* xt_iclass_mac16a_da */,
+- 0,
+- Opcode_muls_da_hh_encode_fns, 0, 0 },
+- { "mula.dd.ll", 191 /* xt_iclass_mac16a_dd */,
+- 0,
+- Opcode_mula_dd_ll_encode_fns, 0, 0 },
+- { "mula.dd.hl", 191 /* xt_iclass_mac16a_dd */,
+- 0,
+- Opcode_mula_dd_hl_encode_fns, 0, 0 },
+- { "mula.dd.lh", 191 /* xt_iclass_mac16a_dd */,
+- 0,
+- Opcode_mula_dd_lh_encode_fns, 0, 0 },
+- { "mula.dd.hh", 191 /* xt_iclass_mac16a_dd */,
+- 0,
+- Opcode_mula_dd_hh_encode_fns, 0, 0 },
+- { "muls.dd.ll", 191 /* xt_iclass_mac16a_dd */,
+- 0,
+- Opcode_muls_dd_ll_encode_fns, 0, 0 },
+- { "muls.dd.hl", 191 /* xt_iclass_mac16a_dd */,
+- 0,
+- Opcode_muls_dd_hl_encode_fns, 0, 0 },
+- { "muls.dd.lh", 191 /* xt_iclass_mac16a_dd */,
+- 0,
+- Opcode_muls_dd_lh_encode_fns, 0, 0 },
+- { "muls.dd.hh", 191 /* xt_iclass_mac16a_dd */,
+- 0,
+- Opcode_muls_dd_hh_encode_fns, 0, 0 },
+- { "mula.da.ll.lddec", 192 /* xt_iclass_mac16al_da */,
+- 0,
+- Opcode_mula_da_ll_lddec_encode_fns, 0, 0 },
+- { "mula.da.ll.ldinc", 192 /* xt_iclass_mac16al_da */,
+- 0,
+- Opcode_mula_da_ll_ldinc_encode_fns, 0, 0 },
+- { "mula.da.hl.lddec", 192 /* xt_iclass_mac16al_da */,
+- 0,
+- Opcode_mula_da_hl_lddec_encode_fns, 0, 0 },
+- { "mula.da.hl.ldinc", 192 /* xt_iclass_mac16al_da */,
+- 0,
+- Opcode_mula_da_hl_ldinc_encode_fns, 0, 0 },
+- { "mula.da.lh.lddec", 192 /* xt_iclass_mac16al_da */,
+- 0,
+- Opcode_mula_da_lh_lddec_encode_fns, 0, 0 },
+- { "mula.da.lh.ldinc", 192 /* xt_iclass_mac16al_da */,
+- 0,
+- Opcode_mula_da_lh_ldinc_encode_fns, 0, 0 },
+- { "mula.da.hh.lddec", 192 /* xt_iclass_mac16al_da */,
+- 0,
+- Opcode_mula_da_hh_lddec_encode_fns, 0, 0 },
+- { "mula.da.hh.ldinc", 192 /* xt_iclass_mac16al_da */,
+- 0,
+- Opcode_mula_da_hh_ldinc_encode_fns, 0, 0 },
+- { "mula.dd.ll.lddec", 193 /* xt_iclass_mac16al_dd */,
+- 0,
+- Opcode_mula_dd_ll_lddec_encode_fns, 0, 0 },
+- { "mula.dd.ll.ldinc", 193 /* xt_iclass_mac16al_dd */,
+- 0,
+- Opcode_mula_dd_ll_ldinc_encode_fns, 0, 0 },
+- { "mula.dd.hl.lddec", 193 /* xt_iclass_mac16al_dd */,
+- 0,
+- Opcode_mula_dd_hl_lddec_encode_fns, 0, 0 },
+- { "mula.dd.hl.ldinc", 193 /* xt_iclass_mac16al_dd */,
+- 0,
+- Opcode_mula_dd_hl_ldinc_encode_fns, 0, 0 },
+- { "mula.dd.lh.lddec", 193 /* xt_iclass_mac16al_dd */,
+- 0,
+- Opcode_mula_dd_lh_lddec_encode_fns, 0, 0 },
+- { "mula.dd.lh.ldinc", 193 /* xt_iclass_mac16al_dd */,
+- 0,
+- Opcode_mula_dd_lh_ldinc_encode_fns, 0, 0 },
+- { "mula.dd.hh.lddec", 193 /* xt_iclass_mac16al_dd */,
+- 0,
+- Opcode_mula_dd_hh_lddec_encode_fns, 0, 0 },
+- { "mula.dd.hh.ldinc", 193 /* xt_iclass_mac16al_dd */,
+- 0,
+- Opcode_mula_dd_hh_ldinc_encode_fns, 0, 0 },
+- { "lddec", 194 /* xt_iclass_mac16_l */,
+- 0,
+- Opcode_lddec_encode_fns, 0, 0 },
+- { "ldinc", 194 /* xt_iclass_mac16_l */,
+- 0,
+- Opcode_ldinc_encode_fns, 0, 0 },
+- { "mul16u", 195 /* xt_iclass_mul16 */,
+- 0,
+- Opcode_mul16u_encode_fns, 0, 0 },
+- { "mul16s", 195 /* xt_iclass_mul16 */,
+- 0,
+- Opcode_mul16s_encode_fns, 0, 0 },
+- { "rsr.m0", 196 /* xt_iclass_rsr.m0 */,
+- 0,
+- Opcode_rsr_m0_encode_fns, 0, 0 },
+- { "wsr.m0", 197 /* xt_iclass_wsr.m0 */,
+- 0,
+- Opcode_wsr_m0_encode_fns, 0, 0 },
+- { "xsr.m0", 198 /* xt_iclass_xsr.m0 */,
+- 0,
+- Opcode_xsr_m0_encode_fns, 0, 0 },
+- { "rsr.m1", 199 /* xt_iclass_rsr.m1 */,
+- 0,
+- Opcode_rsr_m1_encode_fns, 0, 0 },
+- { "wsr.m1", 200 /* xt_iclass_wsr.m1 */,
+- 0,
+- Opcode_wsr_m1_encode_fns, 0, 0 },
+- { "xsr.m1", 201 /* xt_iclass_xsr.m1 */,
+- 0,
+- Opcode_xsr_m1_encode_fns, 0, 0 },
+- { "rsr.m2", 202 /* xt_iclass_rsr.m2 */,
+- 0,
+- Opcode_rsr_m2_encode_fns, 0, 0 },
+- { "wsr.m2", 203 /* xt_iclass_wsr.m2 */,
+- 0,
+- Opcode_wsr_m2_encode_fns, 0, 0 },
+- { "xsr.m2", 204 /* xt_iclass_xsr.m2 */,
+- 0,
+- Opcode_xsr_m2_encode_fns, 0, 0 },
+- { "rsr.m3", 205 /* xt_iclass_rsr.m3 */,
+- 0,
+- Opcode_rsr_m3_encode_fns, 0, 0 },
+- { "wsr.m3", 206 /* xt_iclass_wsr.m3 */,
+- 0,
+- Opcode_wsr_m3_encode_fns, 0, 0 },
+- { "xsr.m3", 207 /* xt_iclass_xsr.m3 */,
+- 0,
+- Opcode_xsr_m3_encode_fns, 0, 0 },
+- { "rsr.acclo", 208 /* xt_iclass_rsr.acclo */,
+- 0,
+- Opcode_rsr_acclo_encode_fns, 0, 0 },
+- { "wsr.acclo", 209 /* xt_iclass_wsr.acclo */,
+- 0,
+- Opcode_wsr_acclo_encode_fns, 0, 0 },
+- { "xsr.acclo", 210 /* xt_iclass_xsr.acclo */,
+- 0,
+- Opcode_xsr_acclo_encode_fns, 0, 0 },
+- { "rsr.acchi", 211 /* xt_iclass_rsr.acchi */,
+- 0,
+- Opcode_rsr_acchi_encode_fns, 0, 0 },
+- { "wsr.acchi", 212 /* xt_iclass_wsr.acchi */,
+- 0,
+- Opcode_wsr_acchi_encode_fns, 0, 0 },
+- { "xsr.acchi", 213 /* xt_iclass_xsr.acchi */,
+- 0,
+- Opcode_xsr_acchi_encode_fns, 0, 0 },
+- { "rfi", 214 /* xt_iclass_rfi */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_rfi_encode_fns, 0, 0 },
+- { "waiti", 215 /* xt_iclass_wait */,
+- 0,
+- Opcode_waiti_encode_fns, 0, 0 },
+- { "rsr.interrupt", 216 /* xt_iclass_rsr.interrupt */,
+- 0,
+- Opcode_rsr_interrupt_encode_fns, 0, 0 },
+- { "wsr.intset", 217 /* xt_iclass_wsr.intset */,
+- 0,
+- Opcode_wsr_intset_encode_fns, 0, 0 },
+- { "wsr.intclear", 218 /* xt_iclass_wsr.intclear */,
+- 0,
+- Opcode_wsr_intclear_encode_fns, 0, 0 },
+- { "rsr.intenable", 219 /* xt_iclass_rsr.intenable */,
+- 0,
+- Opcode_rsr_intenable_encode_fns, 0, 0 },
+- { "wsr.intenable", 220 /* xt_iclass_wsr.intenable */,
+- 0,
+- Opcode_wsr_intenable_encode_fns, 0, 0 },
+- { "xsr.intenable", 221 /* xt_iclass_xsr.intenable */,
+- 0,
+- Opcode_xsr_intenable_encode_fns, 0, 0 },
+- { "break", 222 /* xt_iclass_break */,
+- 0,
+- Opcode_break_encode_fns, 0, 0 },
+- { "break.n", 223 /* xt_iclass_break.n */,
+- 0,
+- Opcode_break_n_encode_fns, 0, 0 },
+- { "rsr.dbreaka0", 224 /* xt_iclass_rsr.dbreaka0 */,
+- 0,
+- Opcode_rsr_dbreaka0_encode_fns, 0, 0 },
+- { "wsr.dbreaka0", 225 /* xt_iclass_wsr.dbreaka0 */,
+- 0,
+- Opcode_wsr_dbreaka0_encode_fns, 0, 0 },
+- { "xsr.dbreaka0", 226 /* xt_iclass_xsr.dbreaka0 */,
+- 0,
+- Opcode_xsr_dbreaka0_encode_fns, 0, 0 },
+- { "rsr.dbreakc0", 227 /* xt_iclass_rsr.dbreakc0 */,
+- 0,
+- Opcode_rsr_dbreakc0_encode_fns, 0, 0 },
+- { "wsr.dbreakc0", 228 /* xt_iclass_wsr.dbreakc0 */,
+- 0,
+- Opcode_wsr_dbreakc0_encode_fns, 0, 0 },
+- { "xsr.dbreakc0", 229 /* xt_iclass_xsr.dbreakc0 */,
+- 0,
+- Opcode_xsr_dbreakc0_encode_fns, 0, 0 },
+- { "rsr.dbreaka1", 230 /* xt_iclass_rsr.dbreaka1 */,
+- 0,
+- Opcode_rsr_dbreaka1_encode_fns, 0, 0 },
+- { "wsr.dbreaka1", 231 /* xt_iclass_wsr.dbreaka1 */,
+- 0,
+- Opcode_wsr_dbreaka1_encode_fns, 0, 0 },
+- { "xsr.dbreaka1", 232 /* xt_iclass_xsr.dbreaka1 */,
+- 0,
+- Opcode_xsr_dbreaka1_encode_fns, 0, 0 },
+- { "rsr.dbreakc1", 233 /* xt_iclass_rsr.dbreakc1 */,
+- 0,
+- Opcode_rsr_dbreakc1_encode_fns, 0, 0 },
+- { "wsr.dbreakc1", 234 /* xt_iclass_wsr.dbreakc1 */,
+- 0,
+- Opcode_wsr_dbreakc1_encode_fns, 0, 0 },
+- { "xsr.dbreakc1", 235 /* xt_iclass_xsr.dbreakc1 */,
+- 0,
+- Opcode_xsr_dbreakc1_encode_fns, 0, 0 },
+- { "rsr.ibreaka0", 236 /* xt_iclass_rsr.ibreaka0 */,
+- 0,
+- Opcode_rsr_ibreaka0_encode_fns, 0, 0 },
+- { "wsr.ibreaka0", 237 /* xt_iclass_wsr.ibreaka0 */,
+- 0,
+- Opcode_wsr_ibreaka0_encode_fns, 0, 0 },
+- { "xsr.ibreaka0", 238 /* xt_iclass_xsr.ibreaka0 */,
+- 0,
+- Opcode_xsr_ibreaka0_encode_fns, 0, 0 },
+- { "rsr.ibreaka1", 239 /* xt_iclass_rsr.ibreaka1 */,
+- 0,
+- Opcode_rsr_ibreaka1_encode_fns, 0, 0 },
+- { "wsr.ibreaka1", 240 /* xt_iclass_wsr.ibreaka1 */,
+- 0,
+- Opcode_wsr_ibreaka1_encode_fns, 0, 0 },
+- { "xsr.ibreaka1", 241 /* xt_iclass_xsr.ibreaka1 */,
+- 0,
+- Opcode_xsr_ibreaka1_encode_fns, 0, 0 },
+- { "rsr.ibreakenable", 242 /* xt_iclass_rsr.ibreakenable */,
+- 0,
+- Opcode_rsr_ibreakenable_encode_fns, 0, 0 },
+- { "wsr.ibreakenable", 243 /* xt_iclass_wsr.ibreakenable */,
+- 0,
+- Opcode_wsr_ibreakenable_encode_fns, 0, 0 },
+- { "xsr.ibreakenable", 244 /* xt_iclass_xsr.ibreakenable */,
+- 0,
+- Opcode_xsr_ibreakenable_encode_fns, 0, 0 },
+- { "rsr.debugcause", 245 /* xt_iclass_rsr.debugcause */,
+- 0,
+- Opcode_rsr_debugcause_encode_fns, 0, 0 },
+- { "wsr.debugcause", 246 /* xt_iclass_wsr.debugcause */,
+- 0,
+- Opcode_wsr_debugcause_encode_fns, 0, 0 },
+- { "xsr.debugcause", 247 /* xt_iclass_xsr.debugcause */,
+- 0,
+- Opcode_xsr_debugcause_encode_fns, 0, 0 },
+- { "rsr.icount", 248 /* xt_iclass_rsr.icount */,
+- 0,
+- Opcode_rsr_icount_encode_fns, 0, 0 },
+- { "wsr.icount", 249 /* xt_iclass_wsr.icount */,
+- 0,
+- Opcode_wsr_icount_encode_fns, 0, 0 },
+- { "xsr.icount", 250 /* xt_iclass_xsr.icount */,
+- 0,
+- Opcode_xsr_icount_encode_fns, 0, 0 },
+- { "rsr.icountlevel", 251 /* xt_iclass_rsr.icountlevel */,
+- 0,
+- Opcode_rsr_icountlevel_encode_fns, 0, 0 },
+- { "wsr.icountlevel", 252 /* xt_iclass_wsr.icountlevel */,
+- 0,
+- Opcode_wsr_icountlevel_encode_fns, 0, 0 },
+- { "xsr.icountlevel", 253 /* xt_iclass_xsr.icountlevel */,
+- 0,
+- Opcode_xsr_icountlevel_encode_fns, 0, 0 },
+- { "rsr.ddr", 254 /* xt_iclass_rsr.ddr */,
+- 0,
+- Opcode_rsr_ddr_encode_fns, 0, 0 },
+- { "wsr.ddr", 255 /* xt_iclass_wsr.ddr */,
+- 0,
+- Opcode_wsr_ddr_encode_fns, 0, 0 },
+- { "xsr.ddr", 256 /* xt_iclass_xsr.ddr */,
+- 0,
+- Opcode_xsr_ddr_encode_fns, 0, 0 },
+- { "rfdo", 257 /* xt_iclass_rfdo */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_rfdo_encode_fns, 0, 0 },
+- { "rfdd", 258 /* xt_iclass_rfdd */,
+- XTENSA_OPCODE_IS_JUMP,
+- Opcode_rfdd_encode_fns, 0, 0 },
+- { "wsr.mmid", 259 /* xt_iclass_wsr.mmid */,
+- 0,
+- Opcode_wsr_mmid_encode_fns, 0, 0 },
+- { "andb", 260 /* xt_iclass_bbool1 */,
+- 0,
+- Opcode_andb_encode_fns, 0, 0 },
+- { "andbc", 260 /* xt_iclass_bbool1 */,
+- 0,
+- Opcode_andbc_encode_fns, 0, 0 },
+- { "orb", 260 /* xt_iclass_bbool1 */,
+- 0,
+- Opcode_orb_encode_fns, 0, 0 },
+- { "orbc", 260 /* xt_iclass_bbool1 */,
+- 0,
+- Opcode_orbc_encode_fns, 0, 0 },
+- { "xorb", 260 /* xt_iclass_bbool1 */,
+- 0,
+- Opcode_xorb_encode_fns, 0, 0 },
+- { "any4", 261 /* xt_iclass_bbool4 */,
+- 0,
+- Opcode_any4_encode_fns, 0, 0 },
+- { "all4", 261 /* xt_iclass_bbool4 */,
+- 0,
+- Opcode_all4_encode_fns, 0, 0 },
+- { "any8", 262 /* xt_iclass_bbool8 */,
+- 0,
+- Opcode_any8_encode_fns, 0, 0 },
+- { "all8", 262 /* xt_iclass_bbool8 */,
+- 0,
+- Opcode_all8_encode_fns, 0, 0 },
+- { "bf", 263 /* xt_iclass_bbranch */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bf_encode_fns, 0, 0 },
+- { "bt", 263 /* xt_iclass_bbranch */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bt_encode_fns, 0, 0 },
+- { "movf", 264 /* xt_iclass_bmove */,
+- 0,
+- Opcode_movf_encode_fns, 0, 0 },
+- { "movt", 264 /* xt_iclass_bmove */,
+- 0,
+- Opcode_movt_encode_fns, 0, 0 },
+- { "rsr.br", 265 /* xt_iclass_RSR.BR */,
+- 0,
+- Opcode_rsr_br_encode_fns, 0, 0 },
+- { "wsr.br", 266 /* xt_iclass_WSR.BR */,
+- 0,
+- Opcode_wsr_br_encode_fns, 0, 0 },
+- { "xsr.br", 267 /* xt_iclass_XSR.BR */,
+- 0,
+- Opcode_xsr_br_encode_fns, 0, 0 },
+- { "rsr.ccount", 268 /* xt_iclass_rsr.ccount */,
+- 0,
+- Opcode_rsr_ccount_encode_fns, 0, 0 },
+- { "wsr.ccount", 269 /* xt_iclass_wsr.ccount */,
+- 0,
+- Opcode_wsr_ccount_encode_fns, 0, 0 },
+- { "xsr.ccount", 270 /* xt_iclass_xsr.ccount */,
+- 0,
+- Opcode_xsr_ccount_encode_fns, 0, 0 },
+- { "rsr.ccompare0", 271 /* xt_iclass_rsr.ccompare0 */,
+- 0,
+- Opcode_rsr_ccompare0_encode_fns, 0, 0 },
+- { "wsr.ccompare0", 272 /* xt_iclass_wsr.ccompare0 */,
+- 0,
+- Opcode_wsr_ccompare0_encode_fns, 0, 0 },
+- { "xsr.ccompare0", 273 /* xt_iclass_xsr.ccompare0 */,
+- 0,
+- Opcode_xsr_ccompare0_encode_fns, 0, 0 },
+- { "rsr.ccompare1", 274 /* xt_iclass_rsr.ccompare1 */,
+- 0,
+- Opcode_rsr_ccompare1_encode_fns, 0, 0 },
+- { "wsr.ccompare1", 275 /* xt_iclass_wsr.ccompare1 */,
+- 0,
+- Opcode_wsr_ccompare1_encode_fns, 0, 0 },
+- { "xsr.ccompare1", 276 /* xt_iclass_xsr.ccompare1 */,
+- 0,
+- Opcode_xsr_ccompare1_encode_fns, 0, 0 },
+- { "rsr.ccompare2", 277 /* xt_iclass_rsr.ccompare2 */,
+- 0,
+- Opcode_rsr_ccompare2_encode_fns, 0, 0 },
+- { "wsr.ccompare2", 278 /* xt_iclass_wsr.ccompare2 */,
+- 0,
+- Opcode_wsr_ccompare2_encode_fns, 0, 0 },
+- { "xsr.ccompare2", 279 /* xt_iclass_xsr.ccompare2 */,
+- 0,
+- Opcode_xsr_ccompare2_encode_fns, 0, 0 },
+- { "ipf", 280 /* xt_iclass_icache */,
+- 0,
+- Opcode_ipf_encode_fns, 0, 0 },
+- { "ihi", 280 /* xt_iclass_icache */,
+- 0,
+- Opcode_ihi_encode_fns, 0, 0 },
+- { "ipfl", 281 /* xt_iclass_icache_lock */,
+- 0,
+- Opcode_ipfl_encode_fns, 0, 0 },
+- { "ihu", 281 /* xt_iclass_icache_lock */,
+- 0,
+- Opcode_ihu_encode_fns, 0, 0 },
+- { "iiu", 281 /* xt_iclass_icache_lock */,
+- 0,
+- Opcode_iiu_encode_fns, 0, 0 },
+- { "iii", 282 /* xt_iclass_icache_inv */,
+- 0,
+- Opcode_iii_encode_fns, 0, 0 },
+- { "lict", 283 /* xt_iclass_licx */,
+- 0,
+- Opcode_lict_encode_fns, 0, 0 },
+- { "licw", 283 /* xt_iclass_licx */,
+- 0,
+- Opcode_licw_encode_fns, 0, 0 },
+- { "sict", 284 /* xt_iclass_sicx */,
+- 0,
+- Opcode_sict_encode_fns, 0, 0 },
+- { "sicw", 284 /* xt_iclass_sicx */,
+- 0,
+- Opcode_sicw_encode_fns, 0, 0 },
+- { "dhwb", 285 /* xt_iclass_dcache */,
+- 0,
+- Opcode_dhwb_encode_fns, 0, 0 },
+- { "dhwbi", 285 /* xt_iclass_dcache */,
+- 0,
+- Opcode_dhwbi_encode_fns, 0, 0 },
+- { "diwb", 286 /* xt_iclass_dcache_ind */,
+- 0,
+- Opcode_diwb_encode_fns, 0, 0 },
+- { "diwbi", 286 /* xt_iclass_dcache_ind */,
+- 0,
+- Opcode_diwbi_encode_fns, 0, 0 },
+- { "dhi", 287 /* xt_iclass_dcache_inv */,
+- 0,
+- Opcode_dhi_encode_fns, 0, 0 },
+- { "dii", 287 /* xt_iclass_dcache_inv */,
+- 0,
+- Opcode_dii_encode_fns, 0, 0 },
+- { "dpfr", 288 /* xt_iclass_dpf */,
+- 0,
+- Opcode_dpfr_encode_fns, 0, 0 },
+- { "dpfw", 288 /* xt_iclass_dpf */,
+- 0,
+- Opcode_dpfw_encode_fns, 0, 0 },
+- { "dpfro", 288 /* xt_iclass_dpf */,
+- 0,
+- Opcode_dpfro_encode_fns, 0, 0 },
+- { "dpfwo", 288 /* xt_iclass_dpf */,
+- 0,
+- Opcode_dpfwo_encode_fns, 0, 0 },
+- { "dpfl", 289 /* xt_iclass_dcache_lock */,
+- 0,
+- Opcode_dpfl_encode_fns, 0, 0 },
+- { "dhu", 289 /* xt_iclass_dcache_lock */,
+- 0,
+- Opcode_dhu_encode_fns, 0, 0 },
+- { "diu", 289 /* xt_iclass_dcache_lock */,
+- 0,
+- Opcode_diu_encode_fns, 0, 0 },
+- { "sdct", 290 /* xt_iclass_sdct */,
+- 0,
+- Opcode_sdct_encode_fns, 0, 0 },
+- { "ldct", 291 /* xt_iclass_ldct */,
+- 0,
+- Opcode_ldct_encode_fns, 0, 0 },
+- { "wsr.ptevaddr", 292 /* xt_iclass_wsr.ptevaddr */,
+- 0,
+- Opcode_wsr_ptevaddr_encode_fns, 0, 0 },
+- { "rsr.ptevaddr", 293 /* xt_iclass_rsr.ptevaddr */,
+- 0,
+- Opcode_rsr_ptevaddr_encode_fns, 0, 0 },
+- { "xsr.ptevaddr", 294 /* xt_iclass_xsr.ptevaddr */,
+- 0,
+- Opcode_xsr_ptevaddr_encode_fns, 0, 0 },
+- { "rsr.rasid", 295 /* xt_iclass_rsr.rasid */,
+- 0,
+- Opcode_rsr_rasid_encode_fns, 0, 0 },
+- { "wsr.rasid", 296 /* xt_iclass_wsr.rasid */,
+- 0,
+- Opcode_wsr_rasid_encode_fns, 0, 0 },
+- { "xsr.rasid", 297 /* xt_iclass_xsr.rasid */,
+- 0,
+- Opcode_xsr_rasid_encode_fns, 0, 0 },
+- { "rsr.itlbcfg", 298 /* xt_iclass_rsr.itlbcfg */,
+- 0,
+- Opcode_rsr_itlbcfg_encode_fns, 0, 0 },
+- { "wsr.itlbcfg", 299 /* xt_iclass_wsr.itlbcfg */,
+- 0,
+- Opcode_wsr_itlbcfg_encode_fns, 0, 0 },
+- { "xsr.itlbcfg", 300 /* xt_iclass_xsr.itlbcfg */,
+- 0,
+- Opcode_xsr_itlbcfg_encode_fns, 0, 0 },
+- { "rsr.dtlbcfg", 301 /* xt_iclass_rsr.dtlbcfg */,
+- 0,
+- Opcode_rsr_dtlbcfg_encode_fns, 0, 0 },
+- { "wsr.dtlbcfg", 302 /* xt_iclass_wsr.dtlbcfg */,
+- 0,
+- Opcode_wsr_dtlbcfg_encode_fns, 0, 0 },
+- { "xsr.dtlbcfg", 303 /* xt_iclass_xsr.dtlbcfg */,
+- 0,
+- Opcode_xsr_dtlbcfg_encode_fns, 0, 0 },
+- { "idtlb", 304 /* xt_iclass_idtlb */,
+- 0,
+- Opcode_idtlb_encode_fns, 0, 0 },
+- { "pdtlb", 305 /* xt_iclass_rdtlb */,
+- 0,
+- Opcode_pdtlb_encode_fns, 0, 0 },
+- { "rdtlb0", 305 /* xt_iclass_rdtlb */,
+- 0,
+- Opcode_rdtlb0_encode_fns, 0, 0 },
+- { "rdtlb1", 305 /* xt_iclass_rdtlb */,
+- 0,
+- Opcode_rdtlb1_encode_fns, 0, 0 },
+- { "wdtlb", 306 /* xt_iclass_wdtlb */,
+- 0,
+- Opcode_wdtlb_encode_fns, 0, 0 },
+- { "iitlb", 307 /* xt_iclass_iitlb */,
+- 0,
+- Opcode_iitlb_encode_fns, 0, 0 },
+- { "pitlb", 308 /* xt_iclass_ritlb */,
+- 0,
+- Opcode_pitlb_encode_fns, 0, 0 },
+- { "ritlb0", 308 /* xt_iclass_ritlb */,
+- 0,
+- Opcode_ritlb0_encode_fns, 0, 0 },
+- { "ritlb1", 308 /* xt_iclass_ritlb */,
+- 0,
+- Opcode_ritlb1_encode_fns, 0, 0 },
+- { "witlb", 309 /* xt_iclass_witlb */,
+- 0,
+- Opcode_witlb_encode_fns, 0, 0 },
+- { "ldpte", 310 /* xt_iclass_ldpte */,
+- 0,
+- Opcode_ldpte_encode_fns, 0, 0 },
+- { "hwwitlba", 311 /* xt_iclass_hwwitlba */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_hwwitlba_encode_fns, 0, 0 },
+- { "hwwdtlba", 312 /* xt_iclass_hwwdtlba */,
+- 0,
+- Opcode_hwwdtlba_encode_fns, 0, 0 },
+- { "rsr.cpenable", 313 /* xt_iclass_rsr.cpenable */,
+- 0,
+- Opcode_rsr_cpenable_encode_fns, 0, 0 },
+- { "wsr.cpenable", 314 /* xt_iclass_wsr.cpenable */,
+- 0,
+- Opcode_wsr_cpenable_encode_fns, 0, 0 },
+- { "xsr.cpenable", 315 /* xt_iclass_xsr.cpenable */,
+- 0,
+- Opcode_xsr_cpenable_encode_fns, 0, 0 },
+- { "clamps", 316 /* xt_iclass_clamp */,
+- 0,
+- Opcode_clamps_encode_fns, 0, 0 },
+- { "min", 317 /* xt_iclass_minmax */,
+- 0,
+- Opcode_min_encode_fns, 0, 0 },
+- { "max", 317 /* xt_iclass_minmax */,
+- 0,
+- Opcode_max_encode_fns, 0, 0 },
+- { "minu", 317 /* xt_iclass_minmax */,
+- 0,
+- Opcode_minu_encode_fns, 0, 0 },
+- { "maxu", 317 /* xt_iclass_minmax */,
+- 0,
+- Opcode_maxu_encode_fns, 0, 0 },
+- { "nsa", 318 /* xt_iclass_nsa */,
+- 0,
+- Opcode_nsa_encode_fns, 0, 0 },
+- { "nsau", 318 /* xt_iclass_nsa */,
+- 0,
+- Opcode_nsau_encode_fns, 0, 0 },
+- { "sext", 319 /* xt_iclass_sx */,
+- 0,
+- Opcode_sext_encode_fns, 0, 0 },
+- { "l32ai", 320 /* xt_iclass_l32ai */,
+- 0,
+- Opcode_l32ai_encode_fns, 0, 0 },
+- { "s32ri", 321 /* xt_iclass_s32ri */,
+- 0,
+- Opcode_s32ri_encode_fns, 0, 0 },
+- { "s32c1i", 322 /* xt_iclass_s32c1i */,
+- 0,
+- Opcode_s32c1i_encode_fns, 0, 0 },
+- { "rsr.scompare1", 323 /* xt_iclass_rsr.scompare1 */,
+- 0,
+- Opcode_rsr_scompare1_encode_fns, 0, 0 },
+- { "wsr.scompare1", 324 /* xt_iclass_wsr.scompare1 */,
+- 0,
+- Opcode_wsr_scompare1_encode_fns, 0, 0 },
+- { "xsr.scompare1", 325 /* xt_iclass_xsr.scompare1 */,
+- 0,
+- Opcode_xsr_scompare1_encode_fns, 0, 0 },
+- { "quou", 326 /* xt_iclass_div */,
+- 0,
+- Opcode_quou_encode_fns, 0, 0 },
+- { "quos", 326 /* xt_iclass_div */,
+- 0,
+- Opcode_quos_encode_fns, 0, 0 },
+- { "remu", 326 /* xt_iclass_div */,
+- 0,
+- Opcode_remu_encode_fns, 0, 0 },
+- { "rems", 326 /* xt_iclass_div */,
+- 0,
+- Opcode_rems_encode_fns, 0, 0 },
+- { "mull", 327 /* xt_mul32 */,
+- 0,
+- Opcode_mull_encode_fns, 0, 0 },
+- { "muluh", 327 /* xt_mul32 */,
+- 0,
+- Opcode_muluh_encode_fns, 0, 0 },
+- { "mulsh", 327 /* xt_mul32 */,
+- 0,
+- Opcode_mulsh_encode_fns, 0, 0 },
+- { "rur.fcr", 328 /* rur_fcr */,
+- 0,
+- Opcode_rur_fcr_encode_fns, 0, 0 },
+- { "wur.fcr", 329 /* wur_fcr */,
+- 0,
+- Opcode_wur_fcr_encode_fns, 0, 0 },
+- { "rur.fsr", 330 /* rur_fsr */,
+- 0,
+- Opcode_rur_fsr_encode_fns, 0, 0 },
+- { "wur.fsr", 331 /* wur_fsr */,
+- 0,
+- Opcode_wur_fsr_encode_fns, 0, 0 },
+- { "add.s", 332 /* fp */,
+- 0,
+- Opcode_add_s_encode_fns, 0, 0 },
+- { "sub.s", 332 /* fp */,
+- 0,
+- Opcode_sub_s_encode_fns, 0, 0 },
+- { "mul.s", 332 /* fp */,
+- 0,
+- Opcode_mul_s_encode_fns, 0, 0 },
+- { "madd.s", 333 /* fp_mac */,
+- 0,
+- Opcode_madd_s_encode_fns, 0, 0 },
+- { "msub.s", 333 /* fp_mac */,
+- 0,
+- Opcode_msub_s_encode_fns, 0, 0 },
+- { "movf.s", 334 /* fp_cmov */,
+- 0,
+- Opcode_movf_s_encode_fns, 0, 0 },
+- { "movt.s", 334 /* fp_cmov */,
+- 0,
+- Opcode_movt_s_encode_fns, 0, 0 },
+- { "moveqz.s", 335 /* fp_mov */,
+- 0,
+- Opcode_moveqz_s_encode_fns, 0, 0 },
+- { "movnez.s", 335 /* fp_mov */,
+- 0,
+- Opcode_movnez_s_encode_fns, 0, 0 },
+- { "movltz.s", 335 /* fp_mov */,
+- 0,
+- Opcode_movltz_s_encode_fns, 0, 0 },
+- { "movgez.s", 335 /* fp_mov */,
+- 0,
+- Opcode_movgez_s_encode_fns, 0, 0 },
+- { "abs.s", 336 /* fp_mov2 */,
+- 0,
+- Opcode_abs_s_encode_fns, 0, 0 },
+- { "mov.s", 336 /* fp_mov2 */,
+- 0,
+- Opcode_mov_s_encode_fns, 0, 0 },
+- { "neg.s", 336 /* fp_mov2 */,
+- 0,
+- Opcode_neg_s_encode_fns, 0, 0 },
+- { "un.s", 337 /* fp_cmp */,
+- 0,
+- Opcode_un_s_encode_fns, 0, 0 },
+- { "oeq.s", 337 /* fp_cmp */,
+- 0,
+- Opcode_oeq_s_encode_fns, 0, 0 },
+- { "ueq.s", 337 /* fp_cmp */,
+- 0,
+- Opcode_ueq_s_encode_fns, 0, 0 },
+- { "olt.s", 337 /* fp_cmp */,
+- 0,
+- Opcode_olt_s_encode_fns, 0, 0 },
+- { "ult.s", 337 /* fp_cmp */,
+- 0,
+- Opcode_ult_s_encode_fns, 0, 0 },
+- { "ole.s", 337 /* fp_cmp */,
+- 0,
+- Opcode_ole_s_encode_fns, 0, 0 },
+- { "ule.s", 337 /* fp_cmp */,
+- 0,
+- Opcode_ule_s_encode_fns, 0, 0 },
+- { "float.s", 338 /* fp_float */,
+- 0,
+- Opcode_float_s_encode_fns, 0, 0 },
+- { "ufloat.s", 338 /* fp_float */,
+- 0,
+- Opcode_ufloat_s_encode_fns, 0, 0 },
+- { "round.s", 339 /* fp_int */,
+- 0,
+- Opcode_round_s_encode_fns, 0, 0 },
+- { "ceil.s", 339 /* fp_int */,
+- 0,
+- Opcode_ceil_s_encode_fns, 0, 0 },
+- { "floor.s", 339 /* fp_int */,
+- 0,
+- Opcode_floor_s_encode_fns, 0, 0 },
+- { "trunc.s", 339 /* fp_int */,
+- 0,
+- Opcode_trunc_s_encode_fns, 0, 0 },
+- { "utrunc.s", 339 /* fp_int */,
+- 0,
+- Opcode_utrunc_s_encode_fns, 0, 0 },
+- { "rfr", 340 /* fp_rfr */,
+- 0,
+- Opcode_rfr_encode_fns, 0, 0 },
+- { "wfr", 341 /* fp_wfr */,
+- 0,
+- Opcode_wfr_encode_fns, 0, 0 },
+- { "lsi", 342 /* fp_lsi */,
+- 0,
+- Opcode_lsi_encode_fns, 0, 0 },
+- { "lsiu", 343 /* fp_lsiu */,
+- 0,
+- Opcode_lsiu_encode_fns, 0, 0 },
+- { "lsx", 344 /* fp_lsx */,
+- 0,
+- Opcode_lsx_encode_fns, 0, 0 },
+- { "lsxu", 345 /* fp_lsxu */,
+- 0,
+- Opcode_lsxu_encode_fns, 0, 0 },
+- { "ssi", 346 /* fp_ssi */,
+- 0,
+- Opcode_ssi_encode_fns, 0, 0 },
+- { "ssiu", 347 /* fp_ssiu */,
+- 0,
+- Opcode_ssiu_encode_fns, 0, 0 },
+- { "ssx", 348 /* fp_ssx */,
+- 0,
+- Opcode_ssx_encode_fns, 0, 0 },
+- { "ssxu", 349 /* fp_ssxu */,
+- 0,
+- Opcode_ssxu_encode_fns, 0, 0 },
+- { "beqz.w18", 350 /* xt_iclass_wb18_0 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_beqz_w18_encode_fns, 0, 0 },
+- { "bnez.w18", 350 /* xt_iclass_wb18_0 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bnez_w18_encode_fns, 0, 0 },
+- { "bgez.w18", 350 /* xt_iclass_wb18_0 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bgez_w18_encode_fns, 0, 0 },
+- { "bltz.w18", 350 /* xt_iclass_wb18_0 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bltz_w18_encode_fns, 0, 0 },
+- { "beqi.w18", 351 /* xt_iclass_wb18_1 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_beqi_w18_encode_fns, 0, 0 },
+- { "bnei.w18", 351 /* xt_iclass_wb18_1 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bnei_w18_encode_fns, 0, 0 },
+- { "bgei.w18", 351 /* xt_iclass_wb18_1 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bgei_w18_encode_fns, 0, 0 },
+- { "blti.w18", 351 /* xt_iclass_wb18_1 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_blti_w18_encode_fns, 0, 0 },
+- { "bgeui.w18", 352 /* xt_iclass_wb18_2 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bgeui_w18_encode_fns, 0, 0 },
+- { "bltui.w18", 352 /* xt_iclass_wb18_2 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bltui_w18_encode_fns, 0, 0 },
+- { "bbci.w18", 353 /* xt_iclass_wb18_3 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bbci_w18_encode_fns, 0, 0 },
+- { "bbsi.w18", 353 /* xt_iclass_wb18_3 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bbsi_w18_encode_fns, 0, 0 },
+- { "beq.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_beq_w18_encode_fns, 0, 0 },
+- { "bne.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bne_w18_encode_fns, 0, 0 },
+- { "bge.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bge_w18_encode_fns, 0, 0 },
+- { "blt.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_blt_w18_encode_fns, 0, 0 },
+- { "bgeu.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bgeu_w18_encode_fns, 0, 0 },
+- { "bltu.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bltu_w18_encode_fns, 0, 0 },
+- { "bany.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bany_w18_encode_fns, 0, 0 },
+- { "bnone.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bnone_w18_encode_fns, 0, 0 },
+- { "ball.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_ball_w18_encode_fns, 0, 0 },
+- { "bnall.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bnall_w18_encode_fns, 0, 0 },
+- { "bbc.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bbc_w18_encode_fns, 0, 0 },
+- { "bbs.w18", 354 /* xt_iclass_wb18_4 */,
+- XTENSA_OPCODE_IS_BRANCH,
+- Opcode_bbs_w18_encode_fns, 0, 0 }
+-};
+-
+-
+-/* Slot-specific opcode decode functions. */
+-
+-static int
+-Slot_inst_decode (const xtensa_insnbuf insn)
+-{
+- switch (Field_op0_Slot_inst_get (insn))
+- {
+- case 0:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 0:
+- switch (Field_op2_Slot_inst_get (insn))
+- {
+- case 0:
+- switch (Field_r_Slot_inst_get (insn))
+- {
+- case 0:
+- switch (Field_m_Slot_inst_get (insn))
+- {
+- case 0:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_n_Slot_inst_get (insn) == 0)
+- return 79; /* ill */
+- break;
+- case 2:
+- switch (Field_n_Slot_inst_get (insn))
+- {
+- case 0:
+- return 98; /* ret */
+- case 1:
+- return 14; /* retw */
+- case 2:
+- return 81; /* jx */
+- }
+- break;
+- case 3:
+- switch (Field_n_Slot_inst_get (insn))
+- {
+- case 0:
+- return 77; /* callx0 */
+- case 1:
+- return 10; /* callx4 */
+- case 2:
+- return 9; /* callx8 */
+- case 3:
+- return 8; /* callx12 */
+- }
+- break;
+- }
+- break;
+- case 1:
+- return 12; /* movsp */
+- case 2:
+- if (Field_s_Slot_inst_get (insn) == 0)
+- {
+- switch (Field_t_Slot_inst_get (insn))
+- {
+- case 0:
+- return 116; /* isync */
+- case 1:
+- return 117; /* rsync */
+- case 2:
+- return 118; /* esync */
+- case 3:
+- return 119; /* dsync */
+- case 8:
+- return 0; /* excw */
+- case 12:
+- return 114; /* memw */
+- case 13:
+- return 115; /* extw */
+- case 15:
+- return 97; /* nop */
+- }
+- }
+- break;
+- case 3:
+- switch (Field_t_Slot_inst_get (insn))
+- {
+- case 0:
+- switch (Field_s_Slot_inst_get (insn))
+- {
+- case 0:
+- return 1; /* rfe */
+- case 2:
+- return 2; /* rfde */
+- case 4:
+- return 16; /* rfwo */
+- case 5:
+- return 17; /* rfwu */
+- }
+- break;
+- case 1:
+- return 316; /* rfi */
+- }
+- break;
+- case 4:
+- return 324; /* break */
+- case 5:
+- switch (Field_s_Slot_inst_get (insn))
+- {
+- case 0:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 3; /* syscall */
+- break;
+- case 1:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 4; /* simcall */
+- break;
+- }
+- break;
+- case 6:
+- return 120; /* rsil */
+- case 7:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 317; /* waiti */
+- break;
+- case 8:
+- return 367; /* any4 */
+- case 9:
+- return 368; /* all4 */
+- case 10:
+- return 369; /* any8 */
+- case 11:
+- return 370; /* all8 */
+- }
+- break;
+- case 1:
+- return 49; /* and */
+- case 2:
+- return 50; /* or */
+- case 3:
+- return 51; /* xor */
+- case 4:
+- switch (Field_r_Slot_inst_get (insn))
+- {
+- case 0:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 102; /* ssr */
+- break;
+- case 1:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 103; /* ssl */
+- break;
+- case 2:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 104; /* ssa8l */
+- break;
+- case 3:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 105; /* ssa8b */
+- break;
+- case 4:
+- if (Field_thi3_Slot_inst_get (insn) == 0)
+- return 106; /* ssai */
+- break;
+- case 8:
+- if (Field_s_Slot_inst_get (insn) == 0)
+- return 13; /* rotw */
+- break;
+- case 14:
+- return 448; /* nsa */
+- case 15:
+- return 449; /* nsau */
+- }
+- break;
+- case 5:
+- switch (Field_r_Slot_inst_get (insn))
+- {
+- case 1:
+- return 438; /* hwwitlba */
+- case 3:
+- return 434; /* ritlb0 */
+- case 4:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 432; /* iitlb */
+- break;
+- case 5:
+- return 433; /* pitlb */
+- case 6:
+- return 436; /* witlb */
+- case 7:
+- return 435; /* ritlb1 */
+- case 9:
+- return 439; /* hwwdtlba */
+- case 11:
+- return 429; /* rdtlb0 */
+- case 12:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 427; /* idtlb */
+- break;
+- case 13:
+- return 428; /* pdtlb */
+- case 14:
+- return 431; /* wdtlb */
+- case 15:
+- return 430; /* rdtlb1 */
+- }
+- break;
+- case 6:
+- switch (Field_s_Slot_inst_get (insn))
+- {
+- case 0:
+- return 95; /* neg */
+- case 1:
+- return 96; /* abs */
+- }
+- break;
+- case 8:
+- return 41; /* add */
+- case 9:
+- return 43; /* addx2 */
+- case 10:
+- return 44; /* addx4 */
+- case 11:
+- return 45; /* addx8 */
+- case 12:
+- return 42; /* sub */
+- case 13:
+- return 46; /* subx2 */
+- case 14:
+- return 47; /* subx4 */
+- case 15:
+- return 48; /* subx8 */
+- }
+- break;
+- case 1:
+- switch (Field_op2_Slot_inst_get (insn))
+- {
+- case 0:
+- case 1:
+- return 111; /* slli */
+- case 2:
+- case 3:
+- return 112; /* srai */
+- case 4:
+- return 113; /* srli */
+- case 6:
+- switch (Field_sr_Slot_inst_get (insn))
+- {
+- case 0:
+- return 129; /* xsr.lbeg */
+- case 1:
+- return 123; /* xsr.lend */
+- case 2:
+- return 126; /* xsr.lcount */
+- case 3:
+- return 132; /* xsr.sar */
+- case 4:
+- return 377; /* xsr.br */
+- case 5:
+- return 135; /* xsr.litbase */
+- case 12:
+- return 456; /* xsr.scompare1 */
+- case 16:
+- return 312; /* xsr.acclo */
+- case 17:
+- return 315; /* xsr.acchi */
+- case 32:
+- return 300; /* xsr.m0 */
+- case 33:
+- return 303; /* xsr.m1 */
+- case 34:
+- return 306; /* xsr.m2 */
+- case 35:
+- return 309; /* xsr.m3 */
+- case 72:
+- return 22; /* xsr.windowbase */
+- case 73:
+- return 25; /* xsr.windowstart */
+- case 83:
+- return 417; /* xsr.ptevaddr */
+- case 90:
+- return 420; /* xsr.rasid */
+- case 91:
+- return 423; /* xsr.itlbcfg */
+- case 92:
+- return 426; /* xsr.dtlbcfg */
+- case 96:
+- return 346; /* xsr.ibreakenable */
+- case 104:
+- return 358; /* xsr.ddr */
+- case 128:
+- return 340; /* xsr.ibreaka0 */
+- case 129:
+- return 343; /* xsr.ibreaka1 */
+- case 144:
+- return 328; /* xsr.dbreaka0 */
+- case 145:
+- return 334; /* xsr.dbreaka1 */
+- case 160:
+- return 331; /* xsr.dbreakc0 */
+- case 161:
+- return 337; /* xsr.dbreakc1 */
+- case 177:
+- return 143; /* xsr.epc1 */
+- case 178:
+- return 149; /* xsr.epc2 */
+- case 179:
+- return 155; /* xsr.epc3 */
+- case 180:
+- return 161; /* xsr.epc4 */
+- case 181:
+- return 167; /* xsr.epc5 */
+- case 182:
+- return 173; /* xsr.epc6 */
+- case 183:
+- return 179; /* xsr.epc7 */
+- case 192:
+- return 206; /* xsr.depc */
+- case 194:
+- return 185; /* xsr.eps2 */
+- case 195:
+- return 188; /* xsr.eps3 */
+- case 196:
+- return 191; /* xsr.eps4 */
+- case 197:
+- return 194; /* xsr.eps5 */
+- case 198:
+- return 197; /* xsr.eps6 */
+- case 199:
+- return 200; /* xsr.eps7 */
+- case 209:
+- return 146; /* xsr.excsave1 */
+- case 210:
+- return 152; /* xsr.excsave2 */
+- case 211:
+- return 158; /* xsr.excsave3 */
+- case 212:
+- return 164; /* xsr.excsave4 */
+- case 213:
+- return 170; /* xsr.excsave5 */
+- case 214:
+- return 176; /* xsr.excsave6 */
+- case 215:
+- return 182; /* xsr.excsave7 */
+- case 224:
+- return 442; /* xsr.cpenable */
+- case 228:
+- return 323; /* xsr.intenable */
+- case 230:
+- return 140; /* xsr.ps */
+- case 231:
+- return 225; /* xsr.vecbase */
+- case 232:
+- return 209; /* xsr.exccause */
+- case 233:
+- return 349; /* xsr.debugcause */
+- case 234:
+- return 380; /* xsr.ccount */
+- case 236:
+- return 352; /* xsr.icount */
+- case 237:
+- return 355; /* xsr.icountlevel */
+- case 238:
+- return 203; /* xsr.excvaddr */
+- case 240:
+- return 383; /* xsr.ccompare0 */
+- case 241:
+- return 386; /* xsr.ccompare1 */
+- case 242:
+- return 389; /* xsr.ccompare2 */
+- case 244:
+- return 212; /* xsr.misc0 */
+- case 245:
+- return 215; /* xsr.misc1 */
+- case 246:
+- return 218; /* xsr.misc2 */
+- case 247:
+- return 221; /* xsr.misc3 */
+- }
+- break;
+- case 8:
+- return 108; /* src */
+- case 9:
+- if (Field_s_Slot_inst_get (insn) == 0)
+- return 109; /* srl */
+- break;
+- case 10:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 107; /* sll */
+- break;
+- case 11:
+- if (Field_s_Slot_inst_get (insn) == 0)
+- return 110; /* sra */
+- break;
+- case 12:
+- return 296; /* mul16u */
+- case 13:
+- return 297; /* mul16s */
+- case 15:
+- switch (Field_r_Slot_inst_get (insn))
+- {
+- case 0:
+- return 396; /* lict */
+- case 1:
+- return 398; /* sict */
+- case 2:
+- return 397; /* licw */
+- case 3:
+- return 399; /* sicw */
+- case 8:
+- return 414; /* ldct */
+- case 9:
+- return 413; /* sdct */
+- case 14:
+- if (Field_t_Slot_inst_get (insn) == 0)
+- return 359; /* rfdo */
+- if (Field_t_Slot_inst_get (insn) == 1)
+- return 360; /* rfdd */
+- break;
+- case 15:
+- return 437; /* ldpte */
+- }
+- break;
+- }
+- break;
+- case 2:
+- switch (Field_op2_Slot_inst_get (insn))
+- {
+- case 0:
+- return 362; /* andb */
+- case 1:
+- return 363; /* andbc */
+- case 2:
+- return 364; /* orb */
+- case 3:
+- return 365; /* orbc */
+- case 4:
+- return 366; /* xorb */
+- case 8:
+- return 461; /* mull */
+- case 10:
+- return 462; /* muluh */
+- case 11:
+- return 463; /* mulsh */
+- case 12:
+- return 457; /* quou */
+- case 13:
+- return 458; /* quos */
+- case 14:
+- return 459; /* remu */
+- case 15:
+- return 460; /* rems */
+- }
+- break;
+- case 3:
+- switch (Field_op2_Slot_inst_get (insn))
+- {
+- case 0:
+- switch (Field_sr_Slot_inst_get (insn))
+- {
+- case 0:
+- return 127; /* rsr.lbeg */
+- case 1:
+- return 121; /* rsr.lend */
+- case 2:
+- return 124; /* rsr.lcount */
+- case 3:
+- return 130; /* rsr.sar */
+- case 4:
+- return 375; /* rsr.br */
+- case 5:
+- return 133; /* rsr.litbase */
+- case 12:
+- return 454; /* rsr.scompare1 */
+- case 16:
+- return 310; /* rsr.acclo */
+- case 17:
+- return 313; /* rsr.acchi */
+- case 32:
+- return 298; /* rsr.m0 */
+- case 33:
+- return 301; /* rsr.m1 */
+- case 34:
+- return 304; /* rsr.m2 */
+- case 35:
+- return 307; /* rsr.m3 */
+- case 72:
+- return 20; /* rsr.windowbase */
+- case 73:
+- return 23; /* rsr.windowstart */
+- case 83:
+- return 416; /* rsr.ptevaddr */
+- case 90:
+- return 418; /* rsr.rasid */
+- case 91:
+- return 421; /* rsr.itlbcfg */
+- case 92:
+- return 424; /* rsr.dtlbcfg */
+- case 96:
+- return 344; /* rsr.ibreakenable */
+- case 104:
+- return 356; /* rsr.ddr */
+- case 128:
+- return 338; /* rsr.ibreaka0 */
+- case 129:
+- return 341; /* rsr.ibreaka1 */
+- case 144:
+- return 326; /* rsr.dbreaka0 */
+- case 145:
+- return 332; /* rsr.dbreaka1 */
+- case 160:
+- return 329; /* rsr.dbreakc0 */
+- case 161:
+- return 335; /* rsr.dbreakc1 */
+- case 176:
+- return 136; /* rsr.176 */
+- case 177:
+- return 141; /* rsr.epc1 */
+- case 178:
+- return 147; /* rsr.epc2 */
+- case 179:
+- return 153; /* rsr.epc3 */
+- case 180:
+- return 159; /* rsr.epc4 */
+- case 181:
+- return 165; /* rsr.epc5 */
+- case 182:
+- return 171; /* rsr.epc6 */
+- case 183:
+- return 177; /* rsr.epc7 */
+- case 192:
+- return 204; /* rsr.depc */
+- case 194:
+- return 183; /* rsr.eps2 */
+- case 195:
+- return 186; /* rsr.eps3 */
+- case 196:
+- return 189; /* rsr.eps4 */
+- case 197:
+- return 192; /* rsr.eps5 */
+- case 198:
+- return 195; /* rsr.eps6 */
+- case 199:
+- return 198; /* rsr.eps7 */
+- case 208:
+- return 137; /* rsr.208 */
+- case 209:
+- return 144; /* rsr.excsave1 */
+- case 210:
+- return 150; /* rsr.excsave2 */
+- case 211:
+- return 156; /* rsr.excsave3 */
+- case 212:
+- return 162; /* rsr.excsave4 */
+- case 213:
+- return 168; /* rsr.excsave5 */
+- case 214:
+- return 174; /* rsr.excsave6 */
+- case 215:
+- return 180; /* rsr.excsave7 */
+- case 224:
+- return 440; /* rsr.cpenable */
+- case 226:
+- return 318; /* rsr.interrupt */
+- case 228:
+- return 321; /* rsr.intenable */
+- case 230:
+- return 138; /* rsr.ps */
+- case 231:
+- return 223; /* rsr.vecbase */
+- case 232:
+- return 207; /* rsr.exccause */
+- case 233:
+- return 347; /* rsr.debugcause */
+- case 234:
+- return 378; /* rsr.ccount */
+- case 235:
+- return 222; /* rsr.prid */
+- case 236:
+- return 350; /* rsr.icount */
+- case 237:
+- return 353; /* rsr.icountlevel */
+- case 238:
+- return 201; /* rsr.excvaddr */
+- case 240:
+- return 381; /* rsr.ccompare0 */
+- case 241:
+- return 384; /* rsr.ccompare1 */
+- case 242:
+- return 387; /* rsr.ccompare2 */
+- case 244:
+- return 210; /* rsr.misc0 */
+- case 245:
+- return 213; /* rsr.misc1 */
+- case 246:
+- return 216; /* rsr.misc2 */
+- case 247:
+- return 219; /* rsr.misc3 */
+- }
+- break;
+- case 1:
+- switch (Field_sr_Slot_inst_get (insn))
+- {
+- case 0:
+- return 128; /* wsr.lbeg */
+- case 1:
+- return 122; /* wsr.lend */
+- case 2:
+- return 125; /* wsr.lcount */
+- case 3:
+- return 131; /* wsr.sar */
+- case 4:
+- return 376; /* wsr.br */
+- case 5:
+- return 134; /* wsr.litbase */
+- case 12:
+- return 455; /* wsr.scompare1 */
+- case 16:
+- return 311; /* wsr.acclo */
+- case 17:
+- return 314; /* wsr.acchi */
+- case 32:
+- return 299; /* wsr.m0 */
+- case 33:
+- return 302; /* wsr.m1 */
+- case 34:
+- return 305; /* wsr.m2 */
+- case 35:
+- return 308; /* wsr.m3 */
+- case 72:
+- return 21; /* wsr.windowbase */
+- case 73:
+- return 24; /* wsr.windowstart */
+- case 83:
+- return 415; /* wsr.ptevaddr */
+- case 89:
+- return 361; /* wsr.mmid */
+- case 90:
+- return 419; /* wsr.rasid */
+- case 91:
+- return 422; /* wsr.itlbcfg */
+- case 92:
+- return 425; /* wsr.dtlbcfg */
+- case 96:
+- return 345; /* wsr.ibreakenable */
+- case 104:
+- return 357; /* wsr.ddr */
+- case 128:
+- return 339; /* wsr.ibreaka0 */
+- case 129:
+- return 342; /* wsr.ibreaka1 */
+- case 144:
+- return 327; /* wsr.dbreaka0 */
+- case 145:
+- return 333; /* wsr.dbreaka1 */
+- case 160:
+- return 330; /* wsr.dbreakc0 */
+- case 161:
+- return 336; /* wsr.dbreakc1 */
+- case 177:
+- return 142; /* wsr.epc1 */
+- case 178:
+- return 148; /* wsr.epc2 */
+- case 179:
+- return 154; /* wsr.epc3 */
+- case 180:
+- return 160; /* wsr.epc4 */
+- case 181:
+- return 166; /* wsr.epc5 */
+- case 182:
+- return 172; /* wsr.epc6 */
+- case 183:
+- return 178; /* wsr.epc7 */
+- case 192:
+- return 205; /* wsr.depc */
+- case 194:
+- return 184; /* wsr.eps2 */
+- case 195:
+- return 187; /* wsr.eps3 */
+- case 196:
+- return 190; /* wsr.eps4 */
+- case 197:
+- return 193; /* wsr.eps5 */
+- case 198:
+- return 196; /* wsr.eps6 */
+- case 199:
+- return 199; /* wsr.eps7 */
+- case 209:
+- return 145; /* wsr.excsave1 */
+- case 210:
+- return 151; /* wsr.excsave2 */
+- case 211:
+- return 157; /* wsr.excsave3 */
+- case 212:
+- return 163; /* wsr.excsave4 */
+- case 213:
+- return 169; /* wsr.excsave5 */
+- case 214:
+- return 175; /* wsr.excsave6 */
+- case 215:
+- return 181; /* wsr.excsave7 */
+- case 224:
+- return 441; /* wsr.cpenable */
+- case 226:
+- return 319; /* wsr.intset */
+- case 227:
+- return 320; /* wsr.intclear */
+- case 228:
+- return 322; /* wsr.intenable */
+- case 230:
+- return 139; /* wsr.ps */
+- case 231:
+- return 224; /* wsr.vecbase */
+- case 232:
+- return 208; /* wsr.exccause */
+- case 233:
+- return 348; /* wsr.debugcause */
+- case 234:
+- return 379; /* wsr.ccount */
+- case 236:
+- return 351; /* wsr.icount */
+- case 237:
+- return 354; /* wsr.icountlevel */
+- case 238:
+- return 202; /* wsr.excvaddr */
+- case 240:
+- return 382; /* wsr.ccompare0 */
+- case 241:
+- return 385; /* wsr.ccompare1 */
+- case 242:
+- return 388; /* wsr.ccompare2 */
+- case 244:
+- return 211; /* wsr.misc0 */
+- case 245:
+- return 214; /* wsr.misc1 */
+- case 246:
+- return 217; /* wsr.misc2 */
+- case 247:
+- return 220; /* wsr.misc3 */
+- }
+- break;
+- case 2:
+- return 450; /* sext */
+- case 3:
+- return 443; /* clamps */
+- case 4:
+- return 444; /* min */
+- case 5:
+- return 445; /* max */
+- case 6:
+- return 446; /* minu */
+- case 7:
+- return 447; /* maxu */
+- case 8:
+- return 91; /* moveqz */
+- case 9:
+- return 92; /* movnez */
+- case 10:
+- return 93; /* movltz */
+- case 11:
+- return 94; /* movgez */
+- case 12:
+- return 373; /* movf */
+- case 13:
+- return 374; /* movt */
+- case 14:
+- switch (Field_st_Slot_inst_get (insn))
+- {
+- case 231:
+- return 37; /* rur.threadptr */
+- case 232:
+- return 464; /* rur.fcr */
+- case 233:
+- return 466; /* rur.fsr */
+- }
+- break;
+- case 15:
+- switch (Field_sr_Slot_inst_get (insn))
+- {
+- case 231:
+- return 38; /* wur.threadptr */
+- case 232:
+- return 465; /* wur.fcr */
+- case 233:
+- return 467; /* wur.fsr */
+- }
+- break;
+- }
+- break;
+- case 4:
+- case 5:
+- return 78; /* extui */
+- case 8:
+- switch (Field_op2_Slot_inst_get (insn))
+- {
+- case 0:
+- return 500; /* lsx */
+- case 1:
+- return 501; /* lsxu */
+- case 4:
+- return 504; /* ssx */
+- case 5:
+- return 505; /* ssxu */
+- }
+- break;
+- case 9:
+- switch (Field_op2_Slot_inst_get (insn))
+- {
+- case 0:
+- return 18; /* l32e */
+- case 4:
+- return 19; /* s32e */
+- }
+- break;
+- case 10:
+- switch (Field_op2_Slot_inst_get (insn))
+- {
+- case 0:
+- return 468; /* add.s */
+- case 1:
+- return 469; /* sub.s */
+- case 2:
+- return 470; /* mul.s */
+- case 4:
+- return 471; /* madd.s */
+- case 5:
+- return 472; /* msub.s */
+- case 8:
+- return 491; /* round.s */
+- case 9:
+- return 494; /* trunc.s */
+- case 10:
+- return 493; /* floor.s */
+- case 11:
+- return 492; /* ceil.s */
+- case 12:
+- return 489; /* float.s */
+- case 13:
+- return 490; /* ufloat.s */
+- case 14:
+- return 495; /* utrunc.s */
+- case 15:
+- switch (Field_t_Slot_inst_get (insn))
+- {
+- case 0:
+- return 480; /* mov.s */
+- case 1:
+- return 479; /* abs.s */
+- case 4:
+- return 496; /* rfr */
+- case 5:
+- return 497; /* wfr */
+- case 6:
+- return 481; /* neg.s */
+- }
+- break;
+- }
+- break;
+- case 11:
+- switch (Field_op2_Slot_inst_get (insn))
+- {
+- case 1:
+- return 482; /* un.s */
+- case 2:
+- return 483; /* oeq.s */
+- case 3:
+- return 484; /* ueq.s */
+- case 4:
+- return 485; /* olt.s */
+- case 5:
+- return 486; /* ult.s */
+- case 6:
+- return 487; /* ole.s */
+- case 7:
+- return 488; /* ule.s */
+- case 8:
+- return 475; /* moveqz.s */
+- case 9:
+- return 476; /* movnez.s */
+- case 10:
+- return 477; /* movltz.s */
+- case 11:
+- return 478; /* movgez.s */
+- case 12:
+- return 473; /* movf.s */
+- case 13:
+- return 474; /* movt.s */
+- }
+- break;
+- }
+- break;
+- case 1:
+- return 85; /* l32r */
+- case 2:
+- switch (Field_r_Slot_inst_get (insn))
+- {
+- case 0:
+- return 86; /* l8ui */
+- case 1:
+- return 82; /* l16ui */
+- case 2:
+- return 84; /* l32i */
+- case 4:
+- return 101; /* s8i */
+- case 5:
+- return 99; /* s16i */
+- case 6:
+- return 100; /* s32i */
+- case 7:
+- switch (Field_t_Slot_inst_get (insn))
+- {
+- case 0:
+- return 406; /* dpfr */
+- case 1:
+- return 407; /* dpfw */
+- case 2:
+- return 408; /* dpfro */
+- case 3:
+- return 409; /* dpfwo */
+- case 4:
+- return 400; /* dhwb */
+- case 5:
+- return 401; /* dhwbi */
+- case 6:
+- return 404; /* dhi */
+- case 7:
+- return 405; /* dii */
+- case 8:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 0:
+- return 410; /* dpfl */
+- case 2:
+- return 411; /* dhu */
+- case 3:
+- return 412; /* diu */
+- case 4:
+- return 402; /* diwb */
+- case 5:
+- return 403; /* diwbi */
+- }
+- break;
+- case 12:
+- return 390; /* ipf */
+- case 13:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 0:
+- return 392; /* ipfl */
+- case 2:
+- return 393; /* ihu */
+- case 3:
+- return 394; /* iiu */
+- }
+- break;
+- case 14:
+- return 391; /* ihi */
+- case 15:
+- return 395; /* iii */
+- }
+- break;
+- case 9:
+- return 83; /* l16si */
+- case 10:
+- return 90; /* movi */
+- case 11:
+- return 451; /* l32ai */
+- case 12:
+- return 39; /* addi */
+- case 13:
+- return 40; /* addmi */
+- case 14:
+- return 453; /* s32c1i */
+- case 15:
+- return 452; /* s32ri */
+- }
+- break;
+- case 3:
+- switch (Field_r_Slot_inst_get (insn))
+- {
+- case 0:
+- return 498; /* lsi */
+- case 4:
+- return 502; /* ssi */
+- case 8:
+- return 499; /* lsiu */
+- case 12:
+- return 503; /* ssiu */
+- }
+- break;
+- case 4:
+- switch (Field_op2_Slot_inst_get (insn))
+- {
+- case 0:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 8:
+- if (Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 287; /* mula.dd.ll.ldinc */
+- break;
+- case 9:
+- if (Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 289; /* mula.dd.hl.ldinc */
+- break;
+- case 10:
+- if (Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 291; /* mula.dd.lh.ldinc */
+- break;
+- case 11:
+- if (Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 293; /* mula.dd.hh.ldinc */
+- break;
+- }
+- break;
+- case 1:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 8:
+- if (Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 286; /* mula.dd.ll.lddec */
+- break;
+- case 9:
+- if (Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 288; /* mula.dd.hl.lddec */
+- break;
+- case 10:
+- if (Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 290; /* mula.dd.lh.lddec */
+- break;
+- case 11:
+- if (Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 292; /* mula.dd.hh.lddec */
+- break;
+- }
+- break;
+- case 2:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 4:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 242; /* mul.dd.ll */
+- break;
+- case 5:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 243; /* mul.dd.hl */
+- break;
+- case 6:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 244; /* mul.dd.lh */
+- break;
+- case 7:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 245; /* mul.dd.hh */
+- break;
+- case 8:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 270; /* mula.dd.ll */
+- break;
+- case 9:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 271; /* mula.dd.hl */
+- break;
+- case 10:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 272; /* mula.dd.lh */
+- break;
+- case 11:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 273; /* mula.dd.hh */
+- break;
+- case 12:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 274; /* muls.dd.ll */
+- break;
+- case 13:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 275; /* muls.dd.hl */
+- break;
+- case 14:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 276; /* muls.dd.lh */
+- break;
+- case 15:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 277; /* muls.dd.hh */
+- break;
+- }
+- break;
+- case 3:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 4:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 234; /* mul.ad.ll */
+- break;
+- case 5:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 235; /* mul.ad.hl */
+- break;
+- case 6:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 236; /* mul.ad.lh */
+- break;
+- case 7:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 237; /* mul.ad.hh */
+- break;
+- case 8:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 254; /* mula.ad.ll */
+- break;
+- case 9:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 255; /* mula.ad.hl */
+- break;
+- case 10:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 256; /* mula.ad.lh */
+- break;
+- case 11:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 257; /* mula.ad.hh */
+- break;
+- case 12:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 258; /* muls.ad.ll */
+- break;
+- case 13:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 259; /* muls.ad.hl */
+- break;
+- case 14:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 260; /* muls.ad.lh */
+- break;
+- case 15:
+- if (Field_r_Slot_inst_get (insn) == 0 &&
+- Field_t3_Slot_inst_get (insn) == 0 &&
+- Field_tlo_Slot_inst_get (insn) == 0)
+- return 261; /* muls.ad.hh */
+- break;
+- }
+- break;
+- case 4:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 8:
+- if (Field_r3_Slot_inst_get (insn) == 0)
+- return 279; /* mula.da.ll.ldinc */
+- break;
+- case 9:
+- if (Field_r3_Slot_inst_get (insn) == 0)
+- return 281; /* mula.da.hl.ldinc */
+- break;
+- case 10:
+- if (Field_r3_Slot_inst_get (insn) == 0)
+- return 283; /* mula.da.lh.ldinc */
+- break;
+- case 11:
+- if (Field_r3_Slot_inst_get (insn) == 0)
+- return 285; /* mula.da.hh.ldinc */
+- break;
+- }
+- break;
+- case 5:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 8:
+- if (Field_r3_Slot_inst_get (insn) == 0)
+- return 278; /* mula.da.ll.lddec */
+- break;
+- case 9:
+- if (Field_r3_Slot_inst_get (insn) == 0)
+- return 280; /* mula.da.hl.lddec */
+- break;
+- case 10:
+- if (Field_r3_Slot_inst_get (insn) == 0)
+- return 282; /* mula.da.lh.lddec */
+- break;
+- case 11:
+- if (Field_r3_Slot_inst_get (insn) == 0)
+- return 284; /* mula.da.hh.lddec */
+- break;
+- }
+- break;
+- case 6:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 4:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 238; /* mul.da.ll */
+- break;
+- case 5:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 239; /* mul.da.hl */
+- break;
+- case 6:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 240; /* mul.da.lh */
+- break;
+- case 7:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 241; /* mul.da.hh */
+- break;
+- case 8:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 262; /* mula.da.ll */
+- break;
+- case 9:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 263; /* mula.da.hl */
+- break;
+- case 10:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 264; /* mula.da.lh */
+- break;
+- case 11:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 265; /* mula.da.hh */
+- break;
+- case 12:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 266; /* muls.da.ll */
+- break;
+- case 13:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 267; /* muls.da.hl */
+- break;
+- case 14:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 268; /* muls.da.lh */
+- break;
+- case 15:
+- if (Field_s_Slot_inst_get (insn) == 0 &&
+- Field_w_Slot_inst_get (insn) == 0 &&
+- Field_r3_Slot_inst_get (insn) == 0)
+- return 269; /* muls.da.hh */
+- break;
+- }
+- break;
+- case 7:
+- switch (Field_op1_Slot_inst_get (insn))
+- {
+- case 0:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 230; /* umul.aa.ll */
+- break;
+- case 1:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 231; /* umul.aa.hl */
+- break;
+- case 2:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 232; /* umul.aa.lh */
+- break;
+- case 3:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 233; /* umul.aa.hh */
+- break;
+- case 4:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 226; /* mul.aa.ll */
+- break;
+- case 5:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 227; /* mul.aa.hl */
+- break;
+- case 6:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 228; /* mul.aa.lh */
+- break;
+- case 7:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 229; /* mul.aa.hh */
+- break;
+- case 8:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 246; /* mula.aa.ll */
+- break;
+- case 9:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 247; /* mula.aa.hl */
+- break;
+- case 10:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 248; /* mula.aa.lh */
+- break;
+- case 11:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 249; /* mula.aa.hh */
+- break;
+- case 12:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 250; /* muls.aa.ll */
+- break;
+- case 13:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 251; /* muls.aa.hl */
+- break;
+- case 14:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 252; /* muls.aa.lh */
+- break;
+- case 15:
+- if (Field_r_Slot_inst_get (insn) == 0)
+- return 253; /* muls.aa.hh */
+- break;
+- }
+- break;
+- case 8:
+- if (Field_op1_Slot_inst_get (insn) == 0 &&
+- Field_t_Slot_inst_get (insn) == 0 &&
+- Field_rhi_Slot_inst_get (insn) == 0)
+- return 295; /* ldinc */
+- break;
+- case 9:
+- if (Field_op1_Slot_inst_get (insn) == 0 &&
+- Field_t_Slot_inst_get (insn) == 0 &&
+- Field_rhi_Slot_inst_get (insn) == 0)
+- return 294; /* lddec */
+- break;
+- }
+- break;
+- case 5:
+- switch (Field_n_Slot_inst_get (insn))
+- {
+- case 0:
+- return 76; /* call0 */
+- case 1:
+- return 7; /* call4 */
+- case 2:
+- return 6; /* call8 */
+- case 3:
+- return 5; /* call12 */
+- }
+- break;
+- case 6:
+- switch (Field_n_Slot_inst_get (insn))
+- {
+- case 0:
+- return 80; /* j */
+- case 1:
+- switch (Field_m_Slot_inst_get (insn))
+- {
+- case 0:
+- return 72; /* beqz */
+- case 1:
+- return 73; /* bnez */
+- case 2:
+- return 75; /* bltz */
+- case 3:
+- return 74; /* bgez */
+- }
+- break;
+- case 2:
+- switch (Field_m_Slot_inst_get (insn))
+- {
+- case 0:
+- return 52; /* beqi */
+- case 1:
+- return 53; /* bnei */
+- case 2:
+- return 55; /* blti */
+- case 3:
+- return 54; /* bgei */
+- }
+- break;
+- case 3:
+- switch (Field_m_Slot_inst_get (insn))
+- {
+- case 0:
+- return 11; /* entry */
+- case 1:
+- switch (Field_r_Slot_inst_get (insn))
+- {
+- case 0:
+- return 371; /* bf */
+- case 1:
+- return 372; /* bt */
+- case 8:
+- return 87; /* loop */
+- case 9:
+- return 88; /* loopnez */
+- case 10:
+- return 89; /* loopgtz */
+- }
+- break;
+- case 2:
+- return 59; /* bltui */
+- case 3:
+- return 58; /* bgeui */
+- }
+- break;
+- }
+- break;
+- case 7:
+- switch (Field_r_Slot_inst_get (insn))
+- {
+- case 0:
+- return 67; /* bnone */
+- case 1:
+- return 60; /* beq */
+- case 2:
+- return 63; /* blt */
+- case 3:
+- return 65; /* bltu */
+- case 4:
+- return 68; /* ball */
+- case 5:
+- return 70; /* bbc */
+- case 6:
+- case 7:
+- return 56; /* bbci */
+- case 8:
+- return 66; /* bany */
+- case 9:
+- return 61; /* bne */
+- case 10:
+- return 62; /* bge */
+- case 11:
+- return 64; /* bgeu */
+- case 12:
+- return 69; /* bnall */
+- case 13:
+- return 71; /* bbs */
+- case 14:
+- case 15:
+- return 57; /* bbsi */
+- }
+- break;
+- }
+- return 0;
++static xtensa_iclass_internal iclasses[] = {
++ { 0, 0 /* xt_iclass_excw */,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_rfe */,
++ 2, Iclass_xt_iclass_rfe_stateArgs, 0, 0 },
++ { 0, 0 /* xt_iclass_rfde */,
++ 1, Iclass_xt_iclass_rfde_stateArgs, 0, 0 },
++ { 0, 0 /* xt_iclass_syscall */,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_simcall */,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_call12_args,
++ 1, Iclass_xt_iclass_call12_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_call8_args,
++ 1, Iclass_xt_iclass_call8_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_call4_args,
++ 1, Iclass_xt_iclass_call4_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_callx12_args,
++ 1, Iclass_xt_iclass_callx12_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_callx8_args,
++ 1, Iclass_xt_iclass_callx8_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_callx4_args,
++ 1, Iclass_xt_iclass_callx4_stateArgs, 0, 0 },
++ { 3, Iclass_xt_iclass_entry_args,
++ 5, Iclass_xt_iclass_entry_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_movsp_args,
++ 2, Iclass_xt_iclass_movsp_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rotw_args,
++ 1, Iclass_xt_iclass_rotw_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_retw_args,
++ 4, Iclass_xt_iclass_retw_stateArgs, 0, 0 },
++ { 0, 0 /* xt_iclass_rfwou */,
++ 5, Iclass_xt_iclass_rfwou_stateArgs, 0, 0 },
++ { 3, Iclass_xt_iclass_l32e_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_s32e_args,
++ 0, 0, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_windowbase_args,
++ 1, Iclass_xt_iclass_rsr_windowbase_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_windowbase_args,
++ 1, Iclass_xt_iclass_wsr_windowbase_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_windowbase_args,
++ 1, Iclass_xt_iclass_xsr_windowbase_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_windowstart_args,
++ 1, Iclass_xt_iclass_rsr_windowstart_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_windowstart_args,
++ 1, Iclass_xt_iclass_wsr_windowstart_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_windowstart_args,
++ 1, Iclass_xt_iclass_xsr_windowstart_stateArgs, 0, 0 },
++ { 3, Iclass_xt_iclass_add_n_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_addi_n_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_bz6_args,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_ill_n */,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_loadi4_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_mov_n_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_movi_n_args,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_nopn */,
++ 0, 0, 0, 0 },
++ { 1, Iclass_xt_iclass_retn_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_storei4_args,
++ 0, 0, 0, 0 },
++ { 1, Iclass_rur_threadptr_args,
++ 1, Iclass_rur_threadptr_stateArgs, 0, 0 },
++ { 1, Iclass_wur_threadptr_args,
++ 1, Iclass_wur_threadptr_stateArgs, 0, 0 },
++ { 3, Iclass_xt_iclass_addi_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_addmi_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_addsub_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_bit_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_bsi8_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_bsi8b_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_bsi8u_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_bst8_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_bsz12_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_call0_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_callx0_args,
++ 0, 0, 0, 0 },
++ { 4, Iclass_xt_iclass_exti_args,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_ill */,
++ 0, 0, 0, 0 },
++ { 1, Iclass_xt_iclass_jump_args,
++ 0, 0, 0, 0 },
++ { 1, Iclass_xt_iclass_jumpx_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_l16ui_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_l16si_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_l32i_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_l32r_args,
++ 2, Iclass_xt_iclass_l32r_stateArgs, 0, 0 },
++ { 3, Iclass_xt_iclass_l8i_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_loop_args,
++ 3, Iclass_xt_iclass_loop_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_loopz_args,
++ 3, Iclass_xt_iclass_loopz_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_movi_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_movz_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_neg_args,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_nop */,
++ 0, 0, 0, 0 },
++ { 1, Iclass_xt_iclass_return_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_s16i_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_s32i_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_s8i_args,
++ 0, 0, 0, 0 },
++ { 1, Iclass_xt_iclass_sar_args,
++ 1, Iclass_xt_iclass_sar_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_sari_args,
++ 1, Iclass_xt_iclass_sari_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_shifts_args,
++ 1, Iclass_xt_iclass_shifts_stateArgs, 0, 0 },
++ { 3, Iclass_xt_iclass_shiftst_args,
++ 1, Iclass_xt_iclass_shiftst_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_shiftt_args,
++ 1, Iclass_xt_iclass_shiftt_stateArgs, 0, 0 },
++ { 3, Iclass_xt_iclass_slli_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_srai_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_srli_args,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_memw */,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_extw */,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_isync */,
++ 0, 0, 0, 0 },
++ { 0, 0 /* xt_iclass_sync */,
++ 1, Iclass_xt_iclass_sync_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_rsil_args,
++ 6, Iclass_xt_iclass_rsil_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_lend_args,
++ 1, Iclass_xt_iclass_rsr_lend_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_lend_args,
++ 1, Iclass_xt_iclass_wsr_lend_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_lend_args,
++ 1, Iclass_xt_iclass_xsr_lend_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_lcount_args,
++ 1, Iclass_xt_iclass_rsr_lcount_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_lcount_args,
++ 2, Iclass_xt_iclass_wsr_lcount_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_lcount_args,
++ 2, Iclass_xt_iclass_xsr_lcount_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_lbeg_args,
++ 1, Iclass_xt_iclass_rsr_lbeg_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_lbeg_args,
++ 1, Iclass_xt_iclass_wsr_lbeg_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_lbeg_args,
++ 1, Iclass_xt_iclass_xsr_lbeg_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_sar_args,
++ 1, Iclass_xt_iclass_rsr_sar_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_sar_args,
++ 2, Iclass_xt_iclass_wsr_sar_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_sar_args,
++ 1, Iclass_xt_iclass_xsr_sar_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_litbase_args,
++ 2, Iclass_xt_iclass_rsr_litbase_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_litbase_args,
++ 2, Iclass_xt_iclass_wsr_litbase_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_litbase_args,
++ 2, Iclass_xt_iclass_xsr_litbase_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_176_args,
++ 0, 0, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_208_args,
++ 0, 0, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_ps_args,
++ 6, Iclass_xt_iclass_rsr_ps_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_ps_args,
++ 6, Iclass_xt_iclass_wsr_ps_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_ps_args,
++ 6, Iclass_xt_iclass_xsr_ps_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_epc1_args,
++ 1, Iclass_xt_iclass_rsr_epc1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_epc1_args,
++ 1, Iclass_xt_iclass_wsr_epc1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_epc1_args,
++ 1, Iclass_xt_iclass_xsr_epc1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_excsave1_args,
++ 1, Iclass_xt_iclass_rsr_excsave1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_excsave1_args,
++ 1, Iclass_xt_iclass_wsr_excsave1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_excsave1_args,
++ 1, Iclass_xt_iclass_xsr_excsave1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_epc2_args,
++ 1, Iclass_xt_iclass_rsr_epc2_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_epc2_args,
++ 1, Iclass_xt_iclass_wsr_epc2_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_epc2_args,
++ 1, Iclass_xt_iclass_xsr_epc2_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_excsave2_args,
++ 1, Iclass_xt_iclass_rsr_excsave2_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_excsave2_args,
++ 1, Iclass_xt_iclass_wsr_excsave2_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_excsave2_args,
++ 1, Iclass_xt_iclass_xsr_excsave2_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_epc3_args,
++ 1, Iclass_xt_iclass_rsr_epc3_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_epc3_args,
++ 1, Iclass_xt_iclass_wsr_epc3_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_epc3_args,
++ 1, Iclass_xt_iclass_xsr_epc3_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_excsave3_args,
++ 1, Iclass_xt_iclass_rsr_excsave3_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_excsave3_args,
++ 1, Iclass_xt_iclass_wsr_excsave3_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_excsave3_args,
++ 1, Iclass_xt_iclass_xsr_excsave3_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_epc4_args,
++ 1, Iclass_xt_iclass_rsr_epc4_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_epc4_args,
++ 1, Iclass_xt_iclass_wsr_epc4_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_epc4_args,
++ 1, Iclass_xt_iclass_xsr_epc4_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_excsave4_args,
++ 1, Iclass_xt_iclass_rsr_excsave4_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_excsave4_args,
++ 1, Iclass_xt_iclass_wsr_excsave4_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_excsave4_args,
++ 1, Iclass_xt_iclass_xsr_excsave4_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_epc5_args,
++ 1, Iclass_xt_iclass_rsr_epc5_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_epc5_args,
++ 1, Iclass_xt_iclass_wsr_epc5_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_epc5_args,
++ 1, Iclass_xt_iclass_xsr_epc5_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_excsave5_args,
++ 1, Iclass_xt_iclass_rsr_excsave5_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_excsave5_args,
++ 1, Iclass_xt_iclass_wsr_excsave5_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_excsave5_args,
++ 1, Iclass_xt_iclass_xsr_excsave5_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_eps2_args,
++ 1, Iclass_xt_iclass_rsr_eps2_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_eps2_args,
++ 1, Iclass_xt_iclass_wsr_eps2_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_eps2_args,
++ 1, Iclass_xt_iclass_xsr_eps2_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_eps3_args,
++ 1, Iclass_xt_iclass_rsr_eps3_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_eps3_args,
++ 1, Iclass_xt_iclass_wsr_eps3_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_eps3_args,
++ 1, Iclass_xt_iclass_xsr_eps3_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_eps4_args,
++ 1, Iclass_xt_iclass_rsr_eps4_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_eps4_args,
++ 1, Iclass_xt_iclass_wsr_eps4_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_eps4_args,
++ 1, Iclass_xt_iclass_xsr_eps4_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_eps5_args,
++ 1, Iclass_xt_iclass_rsr_eps5_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_eps5_args,
++ 1, Iclass_xt_iclass_wsr_eps5_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_eps5_args,
++ 1, Iclass_xt_iclass_xsr_eps5_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_excvaddr_args,
++ 1, Iclass_xt_iclass_rsr_excvaddr_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_excvaddr_args,
++ 1, Iclass_xt_iclass_wsr_excvaddr_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_excvaddr_args,
++ 1, Iclass_xt_iclass_xsr_excvaddr_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_depc_args,
++ 1, Iclass_xt_iclass_rsr_depc_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_depc_args,
++ 1, Iclass_xt_iclass_wsr_depc_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_depc_args,
++ 1, Iclass_xt_iclass_xsr_depc_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_exccause_args,
++ 2, Iclass_xt_iclass_rsr_exccause_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_exccause_args,
++ 1, Iclass_xt_iclass_wsr_exccause_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_exccause_args,
++ 1, Iclass_xt_iclass_xsr_exccause_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_misc0_args,
++ 1, Iclass_xt_iclass_rsr_misc0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_misc0_args,
++ 1, Iclass_xt_iclass_wsr_misc0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_misc0_args,
++ 1, Iclass_xt_iclass_xsr_misc0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_misc1_args,
++ 1, Iclass_xt_iclass_rsr_misc1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_misc1_args,
++ 1, Iclass_xt_iclass_wsr_misc1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_misc1_args,
++ 1, Iclass_xt_iclass_xsr_misc1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_prid_args,
++ 0, 0, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_vecbase_args,
++ 1, Iclass_xt_iclass_rsr_vecbase_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_vecbase_args,
++ 1, Iclass_xt_iclass_wsr_vecbase_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_vecbase_args,
++ 1, Iclass_xt_iclass_xsr_vecbase_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rfi_args,
++ 16, Iclass_xt_iclass_rfi_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wait_args,
++ 1, Iclass_xt_iclass_wait_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_interrupt_args,
++ 1, Iclass_xt_iclass_rsr_interrupt_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_intset_args,
++ 2, Iclass_xt_iclass_wsr_intset_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_intclear_args,
++ 2, Iclass_xt_iclass_wsr_intclear_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_intenable_args,
++ 1, Iclass_xt_iclass_rsr_intenable_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_intenable_args,
++ 1, Iclass_xt_iclass_wsr_intenable_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_intenable_args,
++ 1, Iclass_xt_iclass_xsr_intenable_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_break_args,
++ 2, Iclass_xt_iclass_break_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_break_n_args,
++ 2, Iclass_xt_iclass_break_n_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_dbreaka0_args,
++ 1, Iclass_xt_iclass_rsr_dbreaka0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_dbreaka0_args,
++ 2, Iclass_xt_iclass_wsr_dbreaka0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_dbreaka0_args,
++ 2, Iclass_xt_iclass_xsr_dbreaka0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_dbreakc0_args,
++ 1, Iclass_xt_iclass_rsr_dbreakc0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_dbreakc0_args,
++ 2, Iclass_xt_iclass_wsr_dbreakc0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_dbreakc0_args,
++ 2, Iclass_xt_iclass_xsr_dbreakc0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_dbreaka1_args,
++ 1, Iclass_xt_iclass_rsr_dbreaka1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_dbreaka1_args,
++ 2, Iclass_xt_iclass_wsr_dbreaka1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_dbreaka1_args,
++ 2, Iclass_xt_iclass_xsr_dbreaka1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_dbreakc1_args,
++ 1, Iclass_xt_iclass_rsr_dbreakc1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_dbreakc1_args,
++ 2, Iclass_xt_iclass_wsr_dbreakc1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_dbreakc1_args,
++ 2, Iclass_xt_iclass_xsr_dbreakc1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_ibreaka0_args,
++ 1, Iclass_xt_iclass_rsr_ibreaka0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_ibreaka0_args,
++ 1, Iclass_xt_iclass_wsr_ibreaka0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_ibreaka0_args,
++ 1, Iclass_xt_iclass_xsr_ibreaka0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_ibreaka1_args,
++ 1, Iclass_xt_iclass_rsr_ibreaka1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_ibreaka1_args,
++ 1, Iclass_xt_iclass_wsr_ibreaka1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_ibreaka1_args,
++ 1, Iclass_xt_iclass_xsr_ibreaka1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_ibreakenable_args,
++ 1, Iclass_xt_iclass_rsr_ibreakenable_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_ibreakenable_args,
++ 1, Iclass_xt_iclass_wsr_ibreakenable_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_ibreakenable_args,
++ 1, Iclass_xt_iclass_xsr_ibreakenable_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_debugcause_args,
++ 2, Iclass_xt_iclass_rsr_debugcause_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_debugcause_args,
++ 2, Iclass_xt_iclass_wsr_debugcause_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_debugcause_args,
++ 2, Iclass_xt_iclass_xsr_debugcause_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_icount_args,
++ 1, Iclass_xt_iclass_rsr_icount_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_icount_args,
++ 2, Iclass_xt_iclass_wsr_icount_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_icount_args,
++ 2, Iclass_xt_iclass_xsr_icount_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_icountlevel_args,
++ 1, Iclass_xt_iclass_rsr_icountlevel_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_icountlevel_args,
++ 1, Iclass_xt_iclass_wsr_icountlevel_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_icountlevel_args,
++ 1, Iclass_xt_iclass_xsr_icountlevel_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_ddr_args,
++ 1, Iclass_xt_iclass_rsr_ddr_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_ddr_args,
++ 2, Iclass_xt_iclass_wsr_ddr_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_ddr_args,
++ 2, Iclass_xt_iclass_xsr_ddr_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rfdo_args,
++ 9, Iclass_xt_iclass_rfdo_stateArgs, 0, 0 },
++ { 0, 0 /* xt_iclass_rfdd */,
++ 1, Iclass_xt_iclass_rfdd_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_mmid_args,
++ 1, Iclass_xt_iclass_wsr_mmid_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_ccount_args,
++ 1, Iclass_xt_iclass_rsr_ccount_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_ccount_args,
++ 2, Iclass_xt_iclass_wsr_ccount_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_ccount_args,
++ 2, Iclass_xt_iclass_xsr_ccount_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_ccompare0_args,
++ 1, Iclass_xt_iclass_rsr_ccompare0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_ccompare0_args,
++ 2, Iclass_xt_iclass_wsr_ccompare0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_ccompare0_args,
++ 2, Iclass_xt_iclass_xsr_ccompare0_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_idtlb_args,
++ 1, Iclass_xt_iclass_idtlb_stateArgs, 0, 0 },
++ { 2, Iclass_xt_iclass_rdtlb_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_wdtlb_args,
++ 1, Iclass_xt_iclass_wdtlb_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_iitlb_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_ritlb_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_witlb_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_minmax_args,
++ 0, 0, 0, 0 },
++ { 2, Iclass_xt_iclass_nsa_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_sx_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_l32ai_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_s32ri_args,
++ 0, 0, 0, 0 },
++ { 3, Iclass_xt_iclass_s32c1i_args,
++ 2, Iclass_xt_iclass_s32c1i_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_rsr_scompare1_args,
++ 1, Iclass_xt_iclass_rsr_scompare1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_wsr_scompare1_args,
++ 1, Iclass_xt_iclass_wsr_scompare1_stateArgs, 0, 0 },
++ { 1, Iclass_xt_iclass_xsr_scompare1_args,
++ 1, Iclass_xt_iclass_xsr_scompare1_stateArgs, 0, 0 },
++ { 3, Iclass_xt_mul32_args,
++ 0, 0, 0, 0 }
++};
++
++
++/* Opcode encodings. */
++
++static void
++Opcode_excw_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x80200;
++}
++
++static void
++Opcode_rfe_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x300;
++}
++
++static void
++Opcode_rfde_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x2300;
++}
++
++static void
++Opcode_syscall_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x500;
++}
++
++static void
++Opcode_simcall_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x1500;
++}
++
++static void
++Opcode_call12_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x5c0000;
++}
++
++static void
++Opcode_call8_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x580000;
++}
++
++static void
++Opcode_call4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x540000;
++}
++
++static void
++Opcode_callx12_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf0000;
++}
++
++static void
++Opcode_callx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb0000;
++}
++
++static void
++Opcode_callx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x70000;
++}
++
++static void
++Opcode_entry_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6c0000;
++}
++
++static void
++Opcode_movsp_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x100;
++}
++
++static void
++Opcode_rotw_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x804;
++}
++
++static void
++Opcode_retw_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x60000;
++}
++
++static void
++Opcode_retw_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd10f;
++}
++
++static void
++Opcode_rfwo_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x4300;
++}
++
++static void
++Opcode_rfwu_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x5300;
++}
++
++static void
++Opcode_l32e_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x90;
++}
++
++static void
++Opcode_s32e_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x94;
++}
++
++static void
++Opcode_rsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x4830;
++}
++
++static void
++Opcode_wsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x4831;
++}
++
++static void
++Opcode_xsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x4816;
++}
++
++static void
++Opcode_rsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x4930;
++}
++
++static void
++Opcode_wsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x4931;
++}
++
++static void
++Opcode_xsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x4916;
++}
++
++static void
++Opcode_add_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xa000;
++}
++
++static void
++Opcode_addi_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb000;
++}
++
++static void
++Opcode_beqz_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc800;
++}
++
++static void
++Opcode_bnez_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xcc00;
++}
++
++static void
++Opcode_ill_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd60f;
++}
++
++static void
++Opcode_l32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x8000;
++}
++
++static void
++Opcode_mov_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd000;
++}
++
++static void
++Opcode_movi_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc000;
++}
++
++static void
++Opcode_nop_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd30f;
++}
++
++static void
++Opcode_ret_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd00f;
++}
++
++static void
++Opcode_s32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x9000;
++}
++
++static void
++Opcode_rur_threadptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x7e03e;
++}
++
++static void
++Opcode_wur_threadptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe73f;
++}
++
++static void
++Opcode_addi_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200c00;
++}
++
++static void
++Opcode_addmi_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200d00;
++}
++
++static void
++Opcode_add_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x8;
++}
++
++static void
++Opcode_sub_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc;
++}
++
++static void
++Opcode_addx2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x9;
++}
++
++static void
++Opcode_addx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xa;
++}
++
++static void
++Opcode_addx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb;
++}
++
++static void
++Opcode_subx2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd;
++}
++
++static void
++Opcode_subx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe;
++}
++
++static void
++Opcode_subx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf;
++}
++
++static void
++Opcode_and_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x1;
++}
++
++static void
++Opcode_or_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x2;
++}
++
++static void
++Opcode_xor_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x3;
++}
++
++static void
++Opcode_beqi_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x680000;
++}
++
++static void
++Opcode_bnei_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x690000;
++}
++
++static void
++Opcode_bgei_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6b0000;
++}
++
++static void
++Opcode_blti_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6a0000;
++}
++
++static void
++Opcode_bbci_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700600;
++}
++
++static void
++Opcode_bbsi_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700e00;
++}
++
++static void
++Opcode_bgeui_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6f0000;
++}
++
++static void
++Opcode_bltui_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6e0000;
++}
++
++static void
++Opcode_beq_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700100;
++}
++
++static void
++Opcode_bne_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700900;
++}
++
++static void
++Opcode_bge_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700a00;
++}
++
++static void
++Opcode_blt_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700200;
++}
++
++static void
++Opcode_bgeu_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700b00;
++}
++
++static void
++Opcode_bltu_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700300;
++}
++
++static void
++Opcode_bany_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700800;
++}
++
++static void
++Opcode_bnone_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700000;
++}
++
++static void
++Opcode_ball_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700400;
++}
++
++static void
++Opcode_bnall_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700c00;
++}
++
++static void
++Opcode_bbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700500;
++}
++
++static void
++Opcode_bbs_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700d00;
++}
++
++static void
++Opcode_beqz_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x640000;
++}
++
++static void
++Opcode_bnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x650000;
++}
++
++static void
++Opcode_bgez_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x670000;
++}
++
++static void
++Opcode_bltz_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x660000;
++}
++
++static void
++Opcode_call0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x500000;
++}
++
++static void
++Opcode_callx0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x30000;
++}
++
++static void
++Opcode_extui_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x40;
++}
++
++static void
++Opcode_ill_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0;
++}
++
++static void
++Opcode_j_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x600000;
++}
++
++static void
++Opcode_jx_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xa0000;
++}
++
++static void
++Opcode_l16ui_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200100;
++}
++
++static void
++Opcode_l16si_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200900;
++}
++
++static void
++Opcode_l32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200200;
++}
++
++static void
++Opcode_l32r_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x100000;
++}
++
++static void
++Opcode_l8ui_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200000;
++}
++
++static void
++Opcode_loop_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6d0800;
++}
++
++static void
++Opcode_loopnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6d0900;
++}
++
++static void
++Opcode_loopgtz_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6d0a00;
++}
++
++static void
++Opcode_movi_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200a00;
++}
++
++static void
++Opcode_moveqz_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x38;
++}
++
++static void
++Opcode_movnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x39;
++}
++
++static void
++Opcode_movltz_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x3a;
++}
++
++static void
++Opcode_movgez_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x3b;
++}
++
++static void
++Opcode_neg_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6;
++}
++
++static void
++Opcode_abs_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x1006;
++}
++
++static void
++Opcode_nop_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf0200;
++}
++
++static void
++Opcode_ret_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x20000;
++}
++
++static void
++Opcode_s16i_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200500;
++}
++
++static void
++Opcode_s32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200600;
++}
++
++static void
++Opcode_s8i_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200400;
++}
++
++static void
++Opcode_ssr_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x4;
++}
++
++static void
++Opcode_ssl_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x104;
++}
++
++static void
++Opcode_ssa8l_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x204;
++}
++
++static void
++Opcode_ssa8b_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x304;
++}
++
++static void
++Opcode_ssai_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x404;
++}
++
++static void
++Opcode_sll_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x1a;
++}
++
++static void
++Opcode_src_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x18;
++}
++
++static void
++Opcode_srl_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x19;
++}
++
++static void
++Opcode_sra_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x1b;
++}
++
++static void
++Opcode_slli_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x10;
++}
++
++static void
++Opcode_srai_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x12;
++}
++
++static void
++Opcode_srli_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x14;
++}
++
++static void
++Opcode_memw_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc0200;
++}
++
++static void
++Opcode_extw_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd0200;
++}
++
++static void
++Opcode_isync_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200;
++}
++
++static void
++Opcode_rsync_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x10200;
++}
++
++static void
++Opcode_esync_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x20200;
++}
++
++static void
++Opcode_dsync_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x30200;
++}
++
++static void
++Opcode_rsil_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x600;
++}
++
++static void
++Opcode_rsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x130;
++}
++
++static void
++Opcode_wsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x131;
++}
++
++static void
++Opcode_xsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x116;
++}
++
++static void
++Opcode_rsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x230;
++}
++
++static void
++Opcode_wsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x231;
++}
++
++static void
++Opcode_xsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x216;
++}
++
++static void
++Opcode_rsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x30;
++}
++
++static void
++Opcode_wsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x31;
++}
++
++static void
++Opcode_xsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x16;
++}
++
++static void
++Opcode_rsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x330;
++}
++
++static void
++Opcode_wsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x331;
++}
++
++static void
++Opcode_xsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x316;
++}
++
++static void
++Opcode_rsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x530;
++}
++
++static void
++Opcode_wsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x531;
++}
++
++static void
++Opcode_xsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x516;
++}
++
++static void
++Opcode_rsr_176_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb030;
++}
++
++static void
++Opcode_rsr_208_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd030;
++}
++
++static void
++Opcode_rsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe630;
++}
++
++static void
++Opcode_wsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe631;
++}
++
++static void
++Opcode_xsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe616;
++}
++
++static void
++Opcode_rsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb130;
++}
++
++static void
++Opcode_wsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb131;
++}
++
++static void
++Opcode_xsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb116;
++}
++
++static void
++Opcode_rsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd130;
++}
++
++static void
++Opcode_wsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd131;
++}
++
++static void
++Opcode_xsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd116;
++}
++
++static void
++Opcode_rsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb230;
++}
++
++static void
++Opcode_wsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb231;
++}
++
++static void
++Opcode_xsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb216;
++}
++
++static void
++Opcode_rsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd230;
++}
++
++static void
++Opcode_wsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd231;
++}
++
++static void
++Opcode_xsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd216;
++}
++
++static void
++Opcode_rsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb330;
++}
++
++static void
++Opcode_wsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb331;
++}
++
++static void
++Opcode_xsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb316;
++}
++
++static void
++Opcode_rsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd330;
++}
++
++static void
++Opcode_wsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd331;
++}
++
++static void
++Opcode_xsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd316;
++}
++
++static void
++Opcode_rsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb430;
++}
++
++static void
++Opcode_wsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb431;
++}
++
++static void
++Opcode_xsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb416;
++}
++
++static void
++Opcode_rsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd430;
++}
++
++static void
++Opcode_wsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd431;
++}
++
++static void
++Opcode_xsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd416;
++}
++
++static void
++Opcode_rsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb530;
++}
++
++static void
++Opcode_wsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb531;
++}
++
++static void
++Opcode_xsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb516;
++}
++
++static void
++Opcode_rsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd530;
++}
++
++static void
++Opcode_wsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd531;
++}
++
++static void
++Opcode_xsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd516;
++}
++
++static void
++Opcode_rsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc230;
++}
++
++static void
++Opcode_wsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc231;
++}
++
++static void
++Opcode_xsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc216;
++}
++
++static void
++Opcode_rsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc330;
++}
++
++static void
++Opcode_wsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc331;
++}
++
++static void
++Opcode_xsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc316;
++}
++
++static void
++Opcode_rsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc430;
++}
++
++static void
++Opcode_wsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc431;
++}
++
++static void
++Opcode_xsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc416;
++}
++
++static void
++Opcode_rsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc530;
++}
++
++static void
++Opcode_wsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc531;
++}
++
++static void
++Opcode_xsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc516;
++}
++
++static void
++Opcode_rsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xee30;
++}
++
++static void
++Opcode_wsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xee31;
++}
++
++static void
++Opcode_xsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xee16;
++}
++
++static void
++Opcode_rsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc030;
++}
++
++static void
++Opcode_wsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc031;
++}
++
++static void
++Opcode_xsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc016;
++}
++
++static void
++Opcode_rsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe830;
++}
++
++static void
++Opcode_wsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe831;
++}
++
++static void
++Opcode_xsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe816;
++}
++
++static void
++Opcode_rsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf430;
++}
++
++static void
++Opcode_wsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf431;
++}
++
++static void
++Opcode_xsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf416;
++}
++
++static void
++Opcode_rsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf530;
++}
++
++static void
++Opcode_wsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf531;
++}
++
++static void
++Opcode_xsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf516;
++}
++
++static void
++Opcode_rsr_prid_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xeb30;
++}
++
++static void
++Opcode_rsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe730;
++}
++
++static void
++Opcode_wsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe731;
++}
++
++static void
++Opcode_xsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe716;
++}
++
++static void
++Opcode_rfi_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x10300;
++}
++
++static void
++Opcode_waiti_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x700;
++}
++
++static void
++Opcode_rsr_interrupt_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe230;
++}
++
++static void
++Opcode_wsr_intset_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe231;
++}
++
++static void
++Opcode_wsr_intclear_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe331;
++}
++
++static void
++Opcode_rsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe430;
++}
++
++static void
++Opcode_wsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe431;
++}
++
++static void
++Opcode_xsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe416;
++}
++
++static void
++Opcode_break_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x400;
++}
++
++static void
++Opcode_break_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd20f;
++}
++
++static void
++Opcode_rsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x9030;
++}
++
++static void
++Opcode_wsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x9031;
++}
++
++static void
++Opcode_xsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x9016;
++}
++
++static void
++Opcode_rsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xa030;
++}
++
++static void
++Opcode_wsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xa031;
++}
++
++static void
++Opcode_xsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xa016;
++}
++
++static void
++Opcode_rsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x9130;
++}
++
++static void
++Opcode_wsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x9131;
++}
++
++static void
++Opcode_xsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x9116;
++}
++
++static void
++Opcode_rsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xa130;
++}
++
++static void
++Opcode_wsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xa131;
++}
++
++static void
++Opcode_xsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xa116;
++}
++
++static void
++Opcode_rsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x8030;
++}
++
++static void
++Opcode_wsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x8031;
++}
++
++static void
++Opcode_xsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x8016;
++}
++
++static void
++Opcode_rsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x8130;
++}
++
++static void
++Opcode_wsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x8131;
++}
++
++static void
++Opcode_xsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x8116;
++}
++
++static void
++Opcode_rsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6030;
++}
++
++static void
++Opcode_wsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6031;
++}
++
++static void
++Opcode_xsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6016;
++}
++
++static void
++Opcode_rsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe930;
++}
++
++static void
++Opcode_wsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe931;
++}
++
++static void
++Opcode_xsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe916;
++}
++
++static void
++Opcode_rsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xec30;
++}
++
++static void
++Opcode_wsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xec31;
++}
++
++static void
++Opcode_xsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xec16;
++}
++
++static void
++Opcode_rsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xed30;
++}
++
++static void
++Opcode_wsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xed31;
++}
++
++static void
++Opcode_xsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xed16;
++}
++
++static void
++Opcode_rsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6830;
++}
++
++static void
++Opcode_wsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6831;
++}
++
++static void
++Opcode_xsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x6816;
++}
++
++static void
++Opcode_rfdo_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe1f;
++}
++
++static void
++Opcode_rfdd_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x10e1f;
++}
++
++static void
++Opcode_wsr_mmid_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x5931;
++}
++
++static void
++Opcode_rsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xea30;
++}
++
++static void
++Opcode_wsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xea31;
++}
++
++static void
++Opcode_xsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xea16;
++}
++
++static void
++Opcode_rsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf030;
++}
++
++static void
++Opcode_wsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf031;
++}
++
++static void
++Opcode_xsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf016;
++}
++
++static void
++Opcode_idtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc05;
++}
++
++static void
++Opcode_pdtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xd05;
++}
++
++static void
++Opcode_rdtlb0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xb05;
++}
++
++static void
++Opcode_rdtlb1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf05;
++}
++
++static void
++Opcode_wdtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe05;
++}
++
++static void
++Opcode_iitlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x405;
++}
++
++static void
++Opcode_pitlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x505;
++}
++
++static void
++Opcode_ritlb0_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x305;
++}
++
++static void
++Opcode_ritlb1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x705;
++}
++
++static void
++Opcode_witlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x605;
++}
++
++static void
++Opcode_min_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x34;
++}
++
++static void
++Opcode_max_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x35;
++}
++
++static void
++Opcode_minu_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x36;
++}
++
++static void
++Opcode_maxu_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x37;
++}
++
++static void
++Opcode_nsa_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xe04;
++}
++
++static void
++Opcode_nsau_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xf04;
++}
++
++static void
++Opcode_sext_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x32;
++}
++
++static void
++Opcode_l32ai_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200b00;
++}
++
++static void
++Opcode_s32ri_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200f00;
++}
++
++static void
++Opcode_s32c1i_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x200e00;
++}
++
++static void
++Opcode_rsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc30;
++}
++
++static void
++Opcode_wsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc31;
++}
++
++static void
++Opcode_xsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0xc16;
++}
++
++static void
++Opcode_mull_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x28;
++}
++
++static void
++Opcode_muluh_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x2a;
++}
++
++static void
++Opcode_mulsh_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x2b;
++}
++
++static void
++Opcode_mul16u_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x1c;
++}
++
++static void
++Opcode_mul16s_Slot_inst_encode (xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = 0x1d;
+ }
+
+-static int
+-Slot_inst16b_decode (const xtensa_insnbuf insn)
+-{
+- switch (Field_op0_Slot_inst16b_get (insn))
+- {
+- case 12:
+- switch (Field_i_Slot_inst16b_get (insn))
+- {
+- case 0:
+- return 33; /* movi.n */
+- case 1:
+- switch (Field_z_Slot_inst16b_get (insn))
+- {
+- case 0:
+- return 28; /* beqz.n */
+- case 1:
+- return 29; /* bnez.n */
+- }
+- break;
+- }
+- break;
+- case 13:
+- switch (Field_r_Slot_inst16b_get (insn))
+- {
+- case 0:
+- return 32; /* mov.n */
+- case 15:
+- switch (Field_t_Slot_inst16b_get (insn))
+- {
+- case 0:
+- return 35; /* ret.n */
+- case 1:
+- return 15; /* retw.n */
+- case 2:
+- return 325; /* break.n */
+- case 3:
+- if (Field_s_Slot_inst16b_get (insn) == 0)
+- return 34; /* nop.n */
+- break;
+- case 6:
+- if (Field_s_Slot_inst16b_get (insn) == 0)
+- return 30; /* ill.n */
+- break;
+- }
+- break;
+- }
+- break;
+- }
+- return 0;
+-}
++xtensa_opcode_encode_fn Opcode_excw_encode_fns[] = {
++ Opcode_excw_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rfe_encode_fns[] = {
++ Opcode_rfe_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rfde_encode_fns[] = {
++ Opcode_rfde_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_syscall_encode_fns[] = {
++ Opcode_syscall_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_simcall_encode_fns[] = {
++ Opcode_simcall_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_call12_encode_fns[] = {
++ Opcode_call12_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_call8_encode_fns[] = {
++ Opcode_call8_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_call4_encode_fns[] = {
++ Opcode_call4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_callx12_encode_fns[] = {
++ Opcode_callx12_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_callx8_encode_fns[] = {
++ Opcode_callx8_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_callx4_encode_fns[] = {
++ Opcode_callx4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_entry_encode_fns[] = {
++ Opcode_entry_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_movsp_encode_fns[] = {
++ Opcode_movsp_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rotw_encode_fns[] = {
++ Opcode_rotw_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_retw_encode_fns[] = {
++ Opcode_retw_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_retw_n_encode_fns[] = {
++ 0, 0, Opcode_retw_n_Slot_inst16b_encode
++};
++
++xtensa_opcode_encode_fn Opcode_rfwo_encode_fns[] = {
++ Opcode_rfwo_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rfwu_encode_fns[] = {
++ Opcode_rfwu_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_l32e_encode_fns[] = {
++ Opcode_l32e_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_s32e_encode_fns[] = {
++ Opcode_s32e_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_windowbase_encode_fns[] = {
++ Opcode_rsr_windowbase_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_windowbase_encode_fns[] = {
++ Opcode_wsr_windowbase_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_windowbase_encode_fns[] = {
++ Opcode_xsr_windowbase_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_windowstart_encode_fns[] = {
++ Opcode_rsr_windowstart_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_windowstart_encode_fns[] = {
++ Opcode_wsr_windowstart_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_windowstart_encode_fns[] = {
++ Opcode_xsr_windowstart_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_add_n_encode_fns[] = {
++ 0, Opcode_add_n_Slot_inst16a_encode, 0
++};
++
++xtensa_opcode_encode_fn Opcode_addi_n_encode_fns[] = {
++ 0, Opcode_addi_n_Slot_inst16a_encode, 0
++};
++
++xtensa_opcode_encode_fn Opcode_beqz_n_encode_fns[] = {
++ 0, 0, Opcode_beqz_n_Slot_inst16b_encode
++};
++
++xtensa_opcode_encode_fn Opcode_bnez_n_encode_fns[] = {
++ 0, 0, Opcode_bnez_n_Slot_inst16b_encode
++};
++
++xtensa_opcode_encode_fn Opcode_ill_n_encode_fns[] = {
++ 0, 0, Opcode_ill_n_Slot_inst16b_encode
++};
++
++xtensa_opcode_encode_fn Opcode_l32i_n_encode_fns[] = {
++ 0, Opcode_l32i_n_Slot_inst16a_encode, 0
++};
++
++xtensa_opcode_encode_fn Opcode_mov_n_encode_fns[] = {
++ 0, 0, Opcode_mov_n_Slot_inst16b_encode
++};
++
++xtensa_opcode_encode_fn Opcode_movi_n_encode_fns[] = {
++ 0, 0, Opcode_movi_n_Slot_inst16b_encode
++};
++
++xtensa_opcode_encode_fn Opcode_nop_n_encode_fns[] = {
++ 0, 0, Opcode_nop_n_Slot_inst16b_encode
++};
++
++xtensa_opcode_encode_fn Opcode_ret_n_encode_fns[] = {
++ 0, 0, Opcode_ret_n_Slot_inst16b_encode
++};
++
++xtensa_opcode_encode_fn Opcode_s32i_n_encode_fns[] = {
++ 0, Opcode_s32i_n_Slot_inst16a_encode, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rur_threadptr_encode_fns[] = {
++ Opcode_rur_threadptr_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wur_threadptr_encode_fns[] = {
++ Opcode_wur_threadptr_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_addi_encode_fns[] = {
++ Opcode_addi_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_addmi_encode_fns[] = {
++ Opcode_addmi_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_add_encode_fns[] = {
++ Opcode_add_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_sub_encode_fns[] = {
++ Opcode_sub_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_addx2_encode_fns[] = {
++ Opcode_addx2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_addx4_encode_fns[] = {
++ Opcode_addx4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_addx8_encode_fns[] = {
++ Opcode_addx8_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_subx2_encode_fns[] = {
++ Opcode_subx2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_subx4_encode_fns[] = {
++ Opcode_subx4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_subx8_encode_fns[] = {
++ Opcode_subx8_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_and_encode_fns[] = {
++ Opcode_and_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_or_encode_fns[] = {
++ Opcode_or_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xor_encode_fns[] = {
++ Opcode_xor_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_beqi_encode_fns[] = {
++ Opcode_beqi_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bnei_encode_fns[] = {
++ Opcode_bnei_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bgei_encode_fns[] = {
++ Opcode_bgei_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_blti_encode_fns[] = {
++ Opcode_blti_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bbci_encode_fns[] = {
++ Opcode_bbci_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bbsi_encode_fns[] = {
++ Opcode_bbsi_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bgeui_encode_fns[] = {
++ Opcode_bgeui_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bltui_encode_fns[] = {
++ Opcode_bltui_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_beq_encode_fns[] = {
++ Opcode_beq_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bne_encode_fns[] = {
++ Opcode_bne_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bge_encode_fns[] = {
++ Opcode_bge_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_blt_encode_fns[] = {
++ Opcode_blt_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bgeu_encode_fns[] = {
++ Opcode_bgeu_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bltu_encode_fns[] = {
++ Opcode_bltu_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bany_encode_fns[] = {
++ Opcode_bany_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bnone_encode_fns[] = {
++ Opcode_bnone_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ball_encode_fns[] = {
++ Opcode_ball_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bnall_encode_fns[] = {
++ Opcode_bnall_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bbc_encode_fns[] = {
++ Opcode_bbc_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bbs_encode_fns[] = {
++ Opcode_bbs_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_beqz_encode_fns[] = {
++ Opcode_beqz_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bnez_encode_fns[] = {
++ Opcode_bnez_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bgez_encode_fns[] = {
++ Opcode_bgez_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_bltz_encode_fns[] = {
++ Opcode_bltz_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_call0_encode_fns[] = {
++ Opcode_call0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_callx0_encode_fns[] = {
++ Opcode_callx0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_extui_encode_fns[] = {
++ Opcode_extui_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ill_encode_fns[] = {
++ Opcode_ill_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_j_encode_fns[] = {
++ Opcode_j_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_jx_encode_fns[] = {
++ Opcode_jx_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_l16ui_encode_fns[] = {
++ Opcode_l16ui_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_l16si_encode_fns[] = {
++ Opcode_l16si_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_l32i_encode_fns[] = {
++ Opcode_l32i_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_l32r_encode_fns[] = {
++ Opcode_l32r_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_l8ui_encode_fns[] = {
++ Opcode_l8ui_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_loop_encode_fns[] = {
++ Opcode_loop_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_loopnez_encode_fns[] = {
++ Opcode_loopnez_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_loopgtz_encode_fns[] = {
++ Opcode_loopgtz_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_movi_encode_fns[] = {
++ Opcode_movi_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_moveqz_encode_fns[] = {
++ Opcode_moveqz_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_movnez_encode_fns[] = {
++ Opcode_movnez_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_movltz_encode_fns[] = {
++ Opcode_movltz_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_movgez_encode_fns[] = {
++ Opcode_movgez_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_neg_encode_fns[] = {
++ Opcode_neg_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_abs_encode_fns[] = {
++ Opcode_abs_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_nop_encode_fns[] = {
++ Opcode_nop_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ret_encode_fns[] = {
++ Opcode_ret_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_s16i_encode_fns[] = {
++ Opcode_s16i_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_s32i_encode_fns[] = {
++ Opcode_s32i_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_s8i_encode_fns[] = {
++ Opcode_s8i_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ssr_encode_fns[] = {
++ Opcode_ssr_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ssl_encode_fns[] = {
++ Opcode_ssl_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ssa8l_encode_fns[] = {
++ Opcode_ssa8l_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ssa8b_encode_fns[] = {
++ Opcode_ssa8b_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ssai_encode_fns[] = {
++ Opcode_ssai_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_sll_encode_fns[] = {
++ Opcode_sll_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_src_encode_fns[] = {
++ Opcode_src_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_srl_encode_fns[] = {
++ Opcode_srl_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_sra_encode_fns[] = {
++ Opcode_sra_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_slli_encode_fns[] = {
++ Opcode_slli_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_srai_encode_fns[] = {
++ Opcode_srai_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_srli_encode_fns[] = {
++ Opcode_srli_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_memw_encode_fns[] = {
++ Opcode_memw_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_extw_encode_fns[] = {
++ Opcode_extw_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_isync_encode_fns[] = {
++ Opcode_isync_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsync_encode_fns[] = {
++ Opcode_rsync_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_esync_encode_fns[] = {
++ Opcode_esync_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_dsync_encode_fns[] = {
++ Opcode_dsync_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsil_encode_fns[] = {
++ Opcode_rsil_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_lend_encode_fns[] = {
++ Opcode_rsr_lend_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_lend_encode_fns[] = {
++ Opcode_wsr_lend_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_lend_encode_fns[] = {
++ Opcode_xsr_lend_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_lcount_encode_fns[] = {
++ Opcode_rsr_lcount_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_lcount_encode_fns[] = {
++ Opcode_wsr_lcount_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_lcount_encode_fns[] = {
++ Opcode_xsr_lcount_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_lbeg_encode_fns[] = {
++ Opcode_rsr_lbeg_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_lbeg_encode_fns[] = {
++ Opcode_wsr_lbeg_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_lbeg_encode_fns[] = {
++ Opcode_xsr_lbeg_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_sar_encode_fns[] = {
++ Opcode_rsr_sar_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_sar_encode_fns[] = {
++ Opcode_wsr_sar_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_sar_encode_fns[] = {
++ Opcode_xsr_sar_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_litbase_encode_fns[] = {
++ Opcode_rsr_litbase_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_litbase_encode_fns[] = {
++ Opcode_wsr_litbase_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_litbase_encode_fns[] = {
++ Opcode_xsr_litbase_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_176_encode_fns[] = {
++ Opcode_rsr_176_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_208_encode_fns[] = {
++ Opcode_rsr_208_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_ps_encode_fns[] = {
++ Opcode_rsr_ps_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_ps_encode_fns[] = {
++ Opcode_wsr_ps_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_ps_encode_fns[] = {
++ Opcode_xsr_ps_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_epc1_encode_fns[] = {
++ Opcode_rsr_epc1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_epc1_encode_fns[] = {
++ Opcode_wsr_epc1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_epc1_encode_fns[] = {
++ Opcode_xsr_epc1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_excsave1_encode_fns[] = {
++ Opcode_rsr_excsave1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_excsave1_encode_fns[] = {
++ Opcode_wsr_excsave1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_excsave1_encode_fns[] = {
++ Opcode_xsr_excsave1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_epc2_encode_fns[] = {
++ Opcode_rsr_epc2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_epc2_encode_fns[] = {
++ Opcode_wsr_epc2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_epc2_encode_fns[] = {
++ Opcode_xsr_epc2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_excsave2_encode_fns[] = {
++ Opcode_rsr_excsave2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_excsave2_encode_fns[] = {
++ Opcode_wsr_excsave2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_excsave2_encode_fns[] = {
++ Opcode_xsr_excsave2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_epc3_encode_fns[] = {
++ Opcode_rsr_epc3_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_epc3_encode_fns[] = {
++ Opcode_wsr_epc3_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_epc3_encode_fns[] = {
++ Opcode_xsr_epc3_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_excsave3_encode_fns[] = {
++ Opcode_rsr_excsave3_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_excsave3_encode_fns[] = {
++ Opcode_wsr_excsave3_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_excsave3_encode_fns[] = {
++ Opcode_xsr_excsave3_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_epc4_encode_fns[] = {
++ Opcode_rsr_epc4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_epc4_encode_fns[] = {
++ Opcode_wsr_epc4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_epc4_encode_fns[] = {
++ Opcode_xsr_epc4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_excsave4_encode_fns[] = {
++ Opcode_rsr_excsave4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_excsave4_encode_fns[] = {
++ Opcode_wsr_excsave4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_excsave4_encode_fns[] = {
++ Opcode_xsr_excsave4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_epc5_encode_fns[] = {
++ Opcode_rsr_epc5_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_epc5_encode_fns[] = {
++ Opcode_wsr_epc5_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_epc5_encode_fns[] = {
++ Opcode_xsr_epc5_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_excsave5_encode_fns[] = {
++ Opcode_rsr_excsave5_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_excsave5_encode_fns[] = {
++ Opcode_wsr_excsave5_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_excsave5_encode_fns[] = {
++ Opcode_xsr_excsave5_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_eps2_encode_fns[] = {
++ Opcode_rsr_eps2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_eps2_encode_fns[] = {
++ Opcode_wsr_eps2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_eps2_encode_fns[] = {
++ Opcode_xsr_eps2_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_eps3_encode_fns[] = {
++ Opcode_rsr_eps3_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_eps3_encode_fns[] = {
++ Opcode_wsr_eps3_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_eps3_encode_fns[] = {
++ Opcode_xsr_eps3_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_eps4_encode_fns[] = {
++ Opcode_rsr_eps4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_eps4_encode_fns[] = {
++ Opcode_wsr_eps4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_eps4_encode_fns[] = {
++ Opcode_xsr_eps4_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_eps5_encode_fns[] = {
++ Opcode_rsr_eps5_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_eps5_encode_fns[] = {
++ Opcode_wsr_eps5_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_eps5_encode_fns[] = {
++ Opcode_xsr_eps5_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_excvaddr_encode_fns[] = {
++ Opcode_rsr_excvaddr_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_excvaddr_encode_fns[] = {
++ Opcode_wsr_excvaddr_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_excvaddr_encode_fns[] = {
++ Opcode_xsr_excvaddr_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_depc_encode_fns[] = {
++ Opcode_rsr_depc_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_depc_encode_fns[] = {
++ Opcode_wsr_depc_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_depc_encode_fns[] = {
++ Opcode_xsr_depc_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_exccause_encode_fns[] = {
++ Opcode_rsr_exccause_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_exccause_encode_fns[] = {
++ Opcode_wsr_exccause_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_exccause_encode_fns[] = {
++ Opcode_xsr_exccause_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_misc0_encode_fns[] = {
++ Opcode_rsr_misc0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_misc0_encode_fns[] = {
++ Opcode_wsr_misc0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_misc0_encode_fns[] = {
++ Opcode_xsr_misc0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_misc1_encode_fns[] = {
++ Opcode_rsr_misc1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_misc1_encode_fns[] = {
++ Opcode_wsr_misc1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_misc1_encode_fns[] = {
++ Opcode_xsr_misc1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_prid_encode_fns[] = {
++ Opcode_rsr_prid_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_vecbase_encode_fns[] = {
++ Opcode_rsr_vecbase_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_vecbase_encode_fns[] = {
++ Opcode_wsr_vecbase_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_vecbase_encode_fns[] = {
++ Opcode_xsr_vecbase_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rfi_encode_fns[] = {
++ Opcode_rfi_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_waiti_encode_fns[] = {
++ Opcode_waiti_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_interrupt_encode_fns[] = {
++ Opcode_rsr_interrupt_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_intset_encode_fns[] = {
++ Opcode_wsr_intset_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_intclear_encode_fns[] = {
++ Opcode_wsr_intclear_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_intenable_encode_fns[] = {
++ Opcode_rsr_intenable_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_intenable_encode_fns[] = {
++ Opcode_wsr_intenable_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_intenable_encode_fns[] = {
++ Opcode_xsr_intenable_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_break_encode_fns[] = {
++ Opcode_break_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_break_n_encode_fns[] = {
++ 0, 0, Opcode_break_n_Slot_inst16b_encode
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_dbreaka0_encode_fns[] = {
++ Opcode_rsr_dbreaka0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_dbreaka0_encode_fns[] = {
++ Opcode_wsr_dbreaka0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_dbreaka0_encode_fns[] = {
++ Opcode_xsr_dbreaka0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_dbreakc0_encode_fns[] = {
++ Opcode_rsr_dbreakc0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_dbreakc0_encode_fns[] = {
++ Opcode_wsr_dbreakc0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_dbreakc0_encode_fns[] = {
++ Opcode_xsr_dbreakc0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_dbreaka1_encode_fns[] = {
++ Opcode_rsr_dbreaka1_Slot_inst_encode, 0, 0
++};
+
+-static int
+-Slot_inst16a_decode (const xtensa_insnbuf insn)
+-{
+- switch (Field_op0_Slot_inst16a_get (insn))
+- {
+- case 8:
+- return 31; /* l32i.n */
+- case 9:
+- return 36; /* s32i.n */
+- case 10:
+- return 26; /* add.n */
+- case 11:
+- return 27; /* addi.n */
+- }
+- return 0;
+-}
++xtensa_opcode_encode_fn Opcode_wsr_dbreaka1_encode_fns[] = {
++ Opcode_wsr_dbreaka1_Slot_inst_encode, 0, 0
++};
+
+-static int
+-Slot_xt_flix64_slot2_decode (const xtensa_insnbuf insn)
+-{
+- switch (Field_combined3e2c5767_fld36xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn))
+- {
+- case 0:
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 1)
+- return 41; /* add */
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 5)
+- return 42; /* sub */
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 2)
+- return 43; /* addx2 */
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 3)
+- return 49; /* and */
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 4)
+- return 450; /* sext */
+- break;
+- case 1:
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 1)
+- return 27; /* addi.n */
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 2)
+- return 44; /* addx4 */
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 3)
+- return 50; /* or */
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 5)
+- return 51; /* xor */
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 4)
+- return 113; /* srli */
+- break;
+- }
+- if (Field_combined3e2c5767_fld37xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 0 &&
+- Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 6)
+- return 33; /* movi.n */
+- if (Field_combined3e2c5767_fld39xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 2 &&
+- Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 6 &&
+- Field_combined3e2c5767_fld63xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 0)
+- return 32; /* mov.n */
+- if (Field_combined3e2c5767_fld41xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 3 &&
+- Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 6 &&
+- Field_combined3e2c5767_fld65xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 0)
+- return 97; /* nop */
+- if (Field_combined3e2c5767_fld42xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 8 &&
+- Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 6 &&
+- Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 0)
+- return 96; /* abs */
+- if (Field_combined3e2c5767_fld44xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 9 &&
+- Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 6 &&
+- Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 0)
+- return 95; /* neg */
+- if (Field_combined3e2c5767_fld45xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 5 &&
+- Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 6 &&
+- Field_combined3e2c5767_fld66xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 0)
+- return 110; /* sra */
+- if (Field_combined3e2c5767_fld47xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 3 &&
+- Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 6 &&
+- Field_combined3e2c5767_fld68xt_flix64_slot2_Slot_xt_flix64_slot2_get (insn) == 0)
+- return 109; /* srl */
+- if (Field_op0_s5_Slot_xt_flix64_slot2_get (insn) == 7)
+- return 112; /* srai */
+- return 0;
+-}
++xtensa_opcode_encode_fn Opcode_xsr_dbreaka1_encode_fns[] = {
++ Opcode_xsr_dbreaka1_Slot_inst_encode, 0, 0
++};
+
+-static int
+-Slot_xt_flix64_slot0_decode (const xtensa_insnbuf insn)
+-{
+- switch (Field_op0_xt_flix64_slot0_Slot_xt_flix64_slot0_get (insn))
+- {
+- case 0:
+- if (Field_combined3e2c5767_fld7_Slot_xt_flix64_slot0_get (insn) == 2)
+- return 78; /* extui */
+- switch (Field_op1_Slot_xt_flix64_slot0_get (insn))
+- {
+- case 0:
+- switch (Field_op2_Slot_xt_flix64_slot0_get (insn))
+- {
+- case 0:
+- if (Field_r_Slot_xt_flix64_slot0_get (insn) == 2)
+- {
+- if (Field_s_Slot_xt_flix64_slot0_get (insn) == 0)
+- {
+- if (Field_t_Slot_xt_flix64_slot0_get (insn) == 15)
+- return 97; /* nop */
+- }
+- }
+- break;
+- case 1:
+- return 49; /* and */
+- case 2:
+- return 50; /* or */
+- case 3:
+- return 51; /* xor */
+- case 4:
+- switch (Field_r_Slot_xt_flix64_slot0_get (insn))
+- {
+- case 0:
+- if (Field_t_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 102; /* ssr */
+- break;
+- case 1:
+- if (Field_t_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 103; /* ssl */
+- break;
+- case 2:
+- if (Field_t_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 104; /* ssa8l */
+- break;
+- case 3:
+- if (Field_t_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 105; /* ssa8b */
+- break;
+- case 4:
+- if (Field_thi3_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 106; /* ssai */
+- break;
+- case 14:
+- return 448; /* nsa */
+- case 15:
+- return 449; /* nsau */
+- }
+- break;
+- case 6:
+- switch (Field_s_Slot_xt_flix64_slot0_get (insn))
+- {
+- case 0:
+- return 95; /* neg */
+- case 1:
+- return 96; /* abs */
+- }
+- break;
+- case 8:
+- return 41; /* add */
+- case 9:
+- return 43; /* addx2 */
+- case 10:
+- return 44; /* addx4 */
+- case 11:
+- return 45; /* addx8 */
+- case 12:
+- return 42; /* sub */
+- case 13:
+- return 46; /* subx2 */
+- case 14:
+- return 47; /* subx4 */
+- case 15:
+- return 48; /* subx8 */
+- }
+- break;
+- case 1:
+- if (Field_combined3e2c5767_fld11_Slot_xt_flix64_slot0_get (insn) == 1)
+- return 112; /* srai */
+- if (Field_combined3e2c5767_fld9_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 111; /* slli */
+- switch (Field_op2_Slot_xt_flix64_slot0_get (insn))
+- {
+- case 4:
+- return 113; /* srli */
+- case 8:
+- return 108; /* src */
+- case 9:
+- if (Field_s_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 109; /* srl */
+- break;
+- case 10:
+- if (Field_t_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 107; /* sll */
+- break;
+- case 11:
+- if (Field_s_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 110; /* sra */
+- break;
+- case 12:
+- return 296; /* mul16u */
+- case 13:
+- return 297; /* mul16s */
+- }
+- break;
+- case 2:
+- if (Field_op2_Slot_xt_flix64_slot0_get (insn) == 8)
+- return 461; /* mull */
+- break;
+- case 3:
+- switch (Field_op2_Slot_xt_flix64_slot0_get (insn))
+- {
+- case 2:
+- return 450; /* sext */
+- case 3:
+- return 443; /* clamps */
+- case 4:
+- return 444; /* min */
+- case 5:
+- return 445; /* max */
+- case 6:
+- return 446; /* minu */
+- case 7:
+- return 447; /* maxu */
+- case 8:
+- return 91; /* moveqz */
+- case 9:
+- return 92; /* movnez */
+- case 10:
+- return 93; /* movltz */
+- case 11:
+- return 94; /* movgez */
+- }
+- break;
+- }
+- break;
+- case 2:
+- switch (Field_r_Slot_xt_flix64_slot0_get (insn))
+- {
+- case 0:
+- return 86; /* l8ui */
+- case 1:
+- return 82; /* l16ui */
+- case 2:
+- return 84; /* l32i */
+- case 4:
+- return 101; /* s8i */
+- case 5:
+- return 99; /* s16i */
+- case 6:
+- return 100; /* s32i */
+- case 9:
+- return 83; /* l16si */
+- case 10:
+- return 90; /* movi */
+- case 12:
+- return 39; /* addi */
+- case 13:
+- return 40; /* addmi */
+- }
+- break;
+- }
+- if (Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_get (insn) == 1)
+- return 85; /* l32r */
+- if (Field_sae4_Slot_xt_flix64_slot0_get (insn) == 0 &&
+- Field_combined3e2c5767_fld8_Slot_xt_flix64_slot0_get (insn) == 3 &&
+- Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_get (insn) == 0 &&
+- Field_combined3e2c5767_fld49xt_flix64_slot0_Slot_xt_flix64_slot0_get (insn) == 0)
+- return 32; /* mov.n */
+- return 0;
+-}
++xtensa_opcode_encode_fn Opcode_rsr_dbreakc1_encode_fns[] = {
++ Opcode_rsr_dbreakc1_Slot_inst_encode, 0, 0
++};
+
+-static int
+-Slot_xt_flix64_slot1_decode (const xtensa_insnbuf insn)
+-{
+- if (Field_combined3e2c5767_fld19xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0 &&
+- Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 1)
+- return 78; /* extui */
+- switch (Field_combined3e2c5767_fld20xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn))
+- {
+- case 0:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 90; /* movi */
+- break;
+- case 2:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 1)
+- return 39; /* addi */
+- break;
+- case 3:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 1)
+- return 40; /* addmi */
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld16_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 51; /* xor */
+- break;
+- }
+- switch (Field_combined3e2c5767_fld21xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn))
+- {
+- case 8:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 111; /* slli */
+- break;
+- case 16:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 112; /* srai */
+- break;
+- case 19:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld57xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 107; /* sll */
+- break;
+- }
+- switch (Field_combined3e2c5767_fld22xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn))
+- {
+- case 18:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 41; /* add */
+- break;
+- case 19:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 45; /* addx8 */
+- break;
+- case 20:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 43; /* addx2 */
+- break;
+- case 21:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 49; /* and */
+- break;
+- case 22:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 91; /* moveqz */
+- break;
+- case 23:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 94; /* movgez */
+- break;
+- case 24:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 44; /* addx4 */
+- break;
+- case 25:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 93; /* movltz */
+- break;
+- case 26:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 92; /* movnez */
+- break;
+- case 27:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 296; /* mul16u */
+- break;
+- case 28:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 297; /* mul16s */
+- break;
+- case 29:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 461; /* mull */
+- break;
+- case 30:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 50; /* or */
+- break;
+- case 31:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 450; /* sext */
+- break;
+- case 34:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 108; /* src */
+- break;
+- case 36:
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2)
+- return 113; /* srli */
+- break;
+- }
+- if (Field_combined3e2c5767_fld23xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 280 &&
+- Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld51xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 32; /* mov.n */
+- if (Field_combined3e2c5767_fld25xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 281 &&
+- Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld52xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 81; /* jx */
+- if (Field_combined3e2c5767_fld26xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 141 &&
+- Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld60xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 103; /* ssl */
+- if (Field_combined3e2c5767_fld28xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 71 &&
+- Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld54xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 97; /* nop */
+- if (Field_combined3e2c5767_fld30xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 148 &&
+- Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 95; /* neg */
+- if (Field_combined3e2c5767_fld32xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 149 &&
+- Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 110; /* sra */
+- if (Field_combined3e2c5767_fld33xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 75 &&
+- Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld58xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 109; /* srl */
+- if (Field_combined3e2c5767_fld35xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 5 &&
+- Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 2 &&
+- Field_combined3e2c5767_fld62xt_flix64_slot1_Slot_xt_flix64_slot1_get (insn) == 0)
+- return 42; /* sub */
+- if (Field_op0_s4_Slot_xt_flix64_slot1_get (insn) == 3)
+- return 80; /* j */
+- return 0;
+-}
++xtensa_opcode_encode_fn Opcode_wsr_dbreakc1_encode_fns[] = {
++ Opcode_wsr_dbreakc1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_dbreakc1_encode_fns[] = {
++ Opcode_xsr_dbreakc1_Slot_inst_encode, 0, 0
++};
+
+-static int
+-Slot_xt_flix64_slot3_decode (const xtensa_insnbuf insn)
+-{
+- switch (Field_op0_s6_Slot_xt_flix64_slot3_get (insn))
+- {
+- case 1:
+- if (Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 516; /* bbci.w18 */
+- break;
+- case 2:
+- if (Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 517; /* bbsi.w18 */
+- break;
+- case 3:
+- if (Field_combined3e2c5767_fld89xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 526; /* ball.w18 */
+- break;
+- case 4:
+- if (Field_combined3e2c5767_fld87xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 524; /* bany.w18 */
+- break;
+- case 5:
+- if (Field_combined3e2c5767_fld91xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 528; /* bbc.w18 */
+- break;
+- case 6:
+- if (Field_combined3e2c5767_fld92xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 529; /* bbs.w18 */
+- break;
+- case 7:
+- if (Field_combined3e2c5767_fld81xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 518; /* beq.w18 */
+- break;
+- case 8:
+- if (Field_combined3e2c5767_fld75xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 510; /* beqi.w18 */
+- break;
+- case 9:
+- if (Field_combined3e2c5767_fld83xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 520; /* bge.w18 */
+- break;
+- case 10:
+- if (Field_combined3e2c5767_fld77xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 512; /* bgei.w18 */
+- break;
+- case 11:
+- if (Field_combined3e2c5767_fld85xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 522; /* bgeu.w18 */
+- break;
+- case 12:
+- if (Field_combined3e2c5767_fld79xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 514; /* bgeui.w18 */
+- break;
+- case 13:
+- if (Field_combined3e2c5767_fld84xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 521; /* blt.w18 */
+- break;
+- case 14:
+- if (Field_combined3e2c5767_fld78xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 513; /* blti.w18 */
+- break;
+- case 15:
+- if (Field_combined3e2c5767_fld86xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 523; /* bltu.w18 */
+- break;
+- case 16:
+- if (Field_combined3e2c5767_fld80xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 515; /* bltui.w18 */
+- break;
+- case 17:
+- if (Field_combined3e2c5767_fld90xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 527; /* bnall.w18 */
+- break;
+- case 18:
+- if (Field_combined3e2c5767_fld82xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 519; /* bne.w18 */
+- break;
+- case 19:
+- if (Field_combined3e2c5767_fld76xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 511; /* bnei.w18 */
+- break;
+- case 20:
+- if (Field_combined3e2c5767_fld88xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 525; /* bnone.w18 */
+- break;
+- case 21:
+- if (Field_combined3e2c5767_fld70xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 506; /* beqz.w18 */
+- break;
+- case 22:
+- if (Field_combined3e2c5767_fld73xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 508; /* bgez.w18 */
+- break;
+- case 23:
+- if (Field_combined3e2c5767_fld74xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 509; /* bltz.w18 */
+- break;
+- case 24:
+- if (Field_combined3e2c5767_fld72xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 507; /* bnez.w18 */
+- break;
+- case 25:
+- if (Field_combined3e2c5767_fld93xt_flix64_slot3_Slot_xt_flix64_slot3_get (insn) == 0)
+- return 97; /* nop */
+- break;
+- }
+- return 0;
+-}
++xtensa_opcode_encode_fn Opcode_rsr_ibreaka0_encode_fns[] = {
++ Opcode_rsr_ibreaka0_Slot_inst_encode, 0, 0
++};
+
+-
+-/* Instruction slots. */
++xtensa_opcode_encode_fn Opcode_wsr_ibreaka0_encode_fns[] = {
++ Opcode_wsr_ibreaka0_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_x24_Format_inst_0_get (const xtensa_insnbuf insn,
+- xtensa_insnbuf slotbuf)
+-{
+- slotbuf[1] = 0;
+- slotbuf[0] = (insn[0] & 0xffffff);
+-}
++xtensa_opcode_encode_fn Opcode_xsr_ibreaka0_encode_fns[] = {
++ Opcode_xsr_ibreaka0_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_x24_Format_inst_0_set (xtensa_insnbuf insn,
+- const xtensa_insnbuf slotbuf)
+-{
+- insn[0] = (insn[0] & ~0xffffff) | (slotbuf[0] & 0xffffff);
+-}
++xtensa_opcode_encode_fn Opcode_rsr_ibreaka1_encode_fns[] = {
++ Opcode_rsr_ibreaka1_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_x16a_Format_inst16a_0_get (const xtensa_insnbuf insn,
+- xtensa_insnbuf slotbuf)
+-{
+- slotbuf[1] = 0;
+- slotbuf[0] = (insn[0] & 0xffff);
+-}
++xtensa_opcode_encode_fn Opcode_wsr_ibreaka1_encode_fns[] = {
++ Opcode_wsr_ibreaka1_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_x16a_Format_inst16a_0_set (xtensa_insnbuf insn,
+- const xtensa_insnbuf slotbuf)
+-{
+- insn[0] = (insn[0] & ~0xffff) | (slotbuf[0] & 0xffff);
+-}
++xtensa_opcode_encode_fn Opcode_xsr_ibreaka1_encode_fns[] = {
++ Opcode_xsr_ibreaka1_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_x16b_Format_inst16b_0_get (const xtensa_insnbuf insn,
+- xtensa_insnbuf slotbuf)
+-{
+- slotbuf[1] = 0;
+- slotbuf[0] = (insn[0] & 0xffff);
+-}
++xtensa_opcode_encode_fn Opcode_rsr_ibreakenable_encode_fns[] = {
++ Opcode_rsr_ibreakenable_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_x16b_Format_inst16b_0_set (xtensa_insnbuf insn,
+- const xtensa_insnbuf slotbuf)
+-{
+- insn[0] = (insn[0] & ~0xffff) | (slotbuf[0] & 0xffff);
+-}
++xtensa_opcode_encode_fn Opcode_wsr_ibreakenable_encode_fns[] = {
++ Opcode_wsr_ibreakenable_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format1_Format_xt_flix64_slot0_4_get (const xtensa_insnbuf insn,
+- xtensa_insnbuf slotbuf)
+-{
+- slotbuf[1] = 0;
+- slotbuf[0] = ((insn[0] & 0xffffff0) >> 4);
+-}
++xtensa_opcode_encode_fn Opcode_xsr_ibreakenable_encode_fns[] = {
++ Opcode_xsr_ibreakenable_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format1_Format_xt_flix64_slot0_4_set (xtensa_insnbuf insn,
+- const xtensa_insnbuf slotbuf)
+-{
+- insn[0] = (insn[0] & ~0xffffff0) | ((slotbuf[0] & 0xffffff) << 4);
+-}
++xtensa_opcode_encode_fn Opcode_rsr_debugcause_encode_fns[] = {
++ Opcode_rsr_debugcause_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format2_Format_xt_flix64_slot0_4_get (const xtensa_insnbuf insn,
+- xtensa_insnbuf slotbuf)
+-{
+- slotbuf[1] = 0;
+- slotbuf[0] = ((insn[0] & 0xffffff0) >> 4);
+-}
++xtensa_opcode_encode_fn Opcode_wsr_debugcause_encode_fns[] = {
++ Opcode_wsr_debugcause_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format2_Format_xt_flix64_slot0_4_set (xtensa_insnbuf insn,
+- const xtensa_insnbuf slotbuf)
+-{
+- insn[0] = (insn[0] & ~0xffffff0) | ((slotbuf[0] & 0xffffff) << 4);
+-}
++xtensa_opcode_encode_fn Opcode_xsr_debugcause_encode_fns[] = {
++ Opcode_xsr_debugcause_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format1_Format_xt_flix64_slot1_28_get (const xtensa_insnbuf insn,
+- xtensa_insnbuf slotbuf)
+-{
+- slotbuf[1] = 0;
+- slotbuf[0] = ((insn[0] & 0xf0000000) >> 28);
+- slotbuf[0] = (slotbuf[0] & ~0xffff0) | ((insn[1] & 0xffff) << 4);
+-}
++xtensa_opcode_encode_fn Opcode_rsr_icount_encode_fns[] = {
++ Opcode_rsr_icount_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format1_Format_xt_flix64_slot1_28_set (xtensa_insnbuf insn,
+- const xtensa_insnbuf slotbuf)
+-{
+- insn[0] = (insn[0] & ~0xf0000000) | ((slotbuf[0] & 0xf) << 28);
+- insn[1] = (insn[1] & ~0xffff) | ((slotbuf[0] & 0xffff0) >> 4);
+-}
++xtensa_opcode_encode_fn Opcode_wsr_icount_encode_fns[] = {
++ Opcode_wsr_icount_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format1_Format_xt_flix64_slot2_48_get (const xtensa_insnbuf insn,
+- xtensa_insnbuf slotbuf)
+-{
+- slotbuf[1] = 0;
+- slotbuf[0] = ((insn[1] & 0xffff0000) >> 16);
+-}
++xtensa_opcode_encode_fn Opcode_xsr_icount_encode_fns[] = {
++ Opcode_xsr_icount_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format1_Format_xt_flix64_slot2_48_set (xtensa_insnbuf insn,
+- const xtensa_insnbuf slotbuf)
+-{
+- insn[1] = (insn[1] & ~0xffff0000) | ((slotbuf[0] & 0xffff) << 16);
+-}
++xtensa_opcode_encode_fn Opcode_rsr_icountlevel_encode_fns[] = {
++ Opcode_rsr_icountlevel_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format2_Format_xt_flix64_slot3_28_get (const xtensa_insnbuf insn,
+- xtensa_insnbuf slotbuf)
+-{
+- slotbuf[0] = ((insn[0] & 0xf0000000) >> 28);
+- slotbuf[0] = (slotbuf[0] & ~0xfffffff0) | ((insn[1] & 0xfffffff) << 4);
+- slotbuf[1] = ((insn[1] & 0x70000000) >> 28);
+-}
++xtensa_opcode_encode_fn Opcode_wsr_icountlevel_encode_fns[] = {
++ Opcode_wsr_icountlevel_Slot_inst_encode, 0, 0
++};
+
+-static void
+-Slot_xt_format2_Format_xt_flix64_slot3_28_set (xtensa_insnbuf insn,
+- const xtensa_insnbuf slotbuf)
+-{
+- insn[0] = (insn[0] & ~0xf0000000) | ((slotbuf[0] & 0xf) << 28);
+- insn[1] = (insn[1] & ~0xfffffff) | ((slotbuf[0] & 0xfffffff0) >> 4);
+- insn[1] = (insn[1] & ~0x70000000) | ((slotbuf[1] & 0x7) << 28);
+-}
++xtensa_opcode_encode_fn Opcode_xsr_icountlevel_encode_fns[] = {
++ Opcode_xsr_icountlevel_Slot_inst_encode, 0, 0
++};
+
+-static xtensa_get_field_fn
+-Slot_inst_get_field_fns[] = {
+- Field_t_Slot_inst_get,
+- Field_bbi4_Slot_inst_get,
+- Field_bbi_Slot_inst_get,
+- Field_imm12_Slot_inst_get,
+- Field_imm8_Slot_inst_get,
+- Field_s_Slot_inst_get,
+- Field_imm12b_Slot_inst_get,
+- Field_imm16_Slot_inst_get,
+- Field_m_Slot_inst_get,
+- Field_n_Slot_inst_get,
+- Field_offset_Slot_inst_get,
+- Field_op0_Slot_inst_get,
+- Field_op1_Slot_inst_get,
+- Field_op2_Slot_inst_get,
+- Field_r_Slot_inst_get,
+- Field_sa4_Slot_inst_get,
+- Field_sae4_Slot_inst_get,
+- Field_sae_Slot_inst_get,
+- Field_sal_Slot_inst_get,
+- Field_sargt_Slot_inst_get,
+- Field_sas4_Slot_inst_get,
+- Field_sas_Slot_inst_get,
+- Field_sr_Slot_inst_get,
+- Field_st_Slot_inst_get,
+- Field_thi3_Slot_inst_get,
+- Field_imm4_Slot_inst_get,
+- Field_mn_Slot_inst_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_r3_Slot_inst_get,
+- Field_rbit2_Slot_inst_get,
+- Field_rhi_Slot_inst_get,
+- Field_t3_Slot_inst_get,
+- Field_tbit2_Slot_inst_get,
+- Field_tlo_Slot_inst_get,
+- Field_w_Slot_inst_get,
+- Field_y_Slot_inst_get,
+- Field_x_Slot_inst_get,
+- Field_t2_Slot_inst_get,
+- Field_s2_Slot_inst_get,
+- Field_r2_Slot_inst_get,
+- Field_t4_Slot_inst_get,
+- Field_s4_Slot_inst_get,
+- Field_r4_Slot_inst_get,
+- Field_t8_Slot_inst_get,
+- Field_s8_Slot_inst_get,
+- Field_r8_Slot_inst_get,
+- Field_xt_wbr15_imm_Slot_inst_get,
+- Field_xt_wbr18_imm_Slot_inst_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Implicit_Field_ar0_get,
+- Implicit_Field_ar4_get,
+- Implicit_Field_ar8_get,
+- Implicit_Field_ar12_get,
+- Implicit_Field_mr0_get,
+- Implicit_Field_mr1_get,
+- Implicit_Field_mr2_get,
+- Implicit_Field_mr3_get,
+- Implicit_Field_bt16_get,
+- Implicit_Field_bs16_get,
+- Implicit_Field_br16_get,
+- Implicit_Field_brall_get
++xtensa_opcode_encode_fn Opcode_rsr_ddr_encode_fns[] = {
++ Opcode_rsr_ddr_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_ddr_encode_fns[] = {
++ Opcode_wsr_ddr_Slot_inst_encode, 0, 0
+ };
+
+-static xtensa_set_field_fn
+-Slot_inst_set_field_fns[] = {
+- Field_t_Slot_inst_set,
+- Field_bbi4_Slot_inst_set,
+- Field_bbi_Slot_inst_set,
+- Field_imm12_Slot_inst_set,
+- Field_imm8_Slot_inst_set,
+- Field_s_Slot_inst_set,
+- Field_imm12b_Slot_inst_set,
+- Field_imm16_Slot_inst_set,
+- Field_m_Slot_inst_set,
+- Field_n_Slot_inst_set,
+- Field_offset_Slot_inst_set,
+- Field_op0_Slot_inst_set,
+- Field_op1_Slot_inst_set,
+- Field_op2_Slot_inst_set,
+- Field_r_Slot_inst_set,
+- Field_sa4_Slot_inst_set,
+- Field_sae4_Slot_inst_set,
+- Field_sae_Slot_inst_set,
+- Field_sal_Slot_inst_set,
+- Field_sargt_Slot_inst_set,
+- Field_sas4_Slot_inst_set,
+- Field_sas_Slot_inst_set,
+- Field_sr_Slot_inst_set,
+- Field_st_Slot_inst_set,
+- Field_thi3_Slot_inst_set,
+- Field_imm4_Slot_inst_set,
+- Field_mn_Slot_inst_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_r3_Slot_inst_set,
+- Field_rbit2_Slot_inst_set,
+- Field_rhi_Slot_inst_set,
+- Field_t3_Slot_inst_set,
+- Field_tbit2_Slot_inst_set,
+- Field_tlo_Slot_inst_set,
+- Field_w_Slot_inst_set,
+- Field_y_Slot_inst_set,
+- Field_x_Slot_inst_set,
+- Field_t2_Slot_inst_set,
+- Field_s2_Slot_inst_set,
+- Field_r2_Slot_inst_set,
+- Field_t4_Slot_inst_set,
+- Field_s4_Slot_inst_set,
+- Field_r4_Slot_inst_set,
+- Field_t8_Slot_inst_set,
+- Field_s8_Slot_inst_set,
+- Field_r8_Slot_inst_set,
+- Field_xt_wbr15_imm_Slot_inst_set,
+- Field_xt_wbr18_imm_Slot_inst_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set
++xtensa_opcode_encode_fn Opcode_xsr_ddr_encode_fns[] = {
++ Opcode_xsr_ddr_Slot_inst_encode, 0, 0
+ };
+
+-static xtensa_get_field_fn
+-Slot_inst16a_get_field_fns[] = {
+- Field_t_Slot_inst16a_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_s_Slot_inst16a_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_Slot_inst16a_get,
+- 0,
+- 0,
+- Field_r_Slot_inst16a_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_sr_Slot_inst16a_get,
+- Field_st_Slot_inst16a_get,
+- 0,
+- Field_imm4_Slot_inst16a_get,
+- 0,
+- Field_i_Slot_inst16a_get,
+- Field_imm6lo_Slot_inst16a_get,
+- Field_imm6hi_Slot_inst16a_get,
+- Field_imm7lo_Slot_inst16a_get,
+- Field_imm7hi_Slot_inst16a_get,
+- Field_z_Slot_inst16a_get,
+- Field_imm6_Slot_inst16a_get,
+- Field_imm7_Slot_inst16a_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_t2_Slot_inst16a_get,
+- Field_s2_Slot_inst16a_get,
+- Field_r2_Slot_inst16a_get,
+- Field_t4_Slot_inst16a_get,
+- Field_s4_Slot_inst16a_get,
+- Field_r4_Slot_inst16a_get,
+- Field_t8_Slot_inst16a_get,
+- Field_s8_Slot_inst16a_get,
+- Field_r8_Slot_inst16a_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Implicit_Field_ar0_get,
+- Implicit_Field_ar4_get,
+- Implicit_Field_ar8_get,
+- Implicit_Field_ar12_get,
+- Implicit_Field_mr0_get,
+- Implicit_Field_mr1_get,
+- Implicit_Field_mr2_get,
+- Implicit_Field_mr3_get,
+- Implicit_Field_bt16_get,
+- Implicit_Field_bs16_get,
+- Implicit_Field_br16_get,
+- Implicit_Field_brall_get
++xtensa_opcode_encode_fn Opcode_rfdo_encode_fns[] = {
++ Opcode_rfdo_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rfdd_encode_fns[] = {
++ Opcode_rfdd_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_mmid_encode_fns[] = {
++ Opcode_wsr_mmid_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_ccount_encode_fns[] = {
++ Opcode_rsr_ccount_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_ccount_encode_fns[] = {
++ Opcode_wsr_ccount_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_ccount_encode_fns[] = {
++ Opcode_xsr_ccount_Slot_inst_encode, 0, 0
+ };
+
+-static xtensa_set_field_fn
+-Slot_inst16a_set_field_fns[] = {
+- Field_t_Slot_inst16a_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_s_Slot_inst16a_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_Slot_inst16a_set,
+- 0,
+- 0,
+- Field_r_Slot_inst16a_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_sr_Slot_inst16a_set,
+- Field_st_Slot_inst16a_set,
+- 0,
+- Field_imm4_Slot_inst16a_set,
+- 0,
+- Field_i_Slot_inst16a_set,
+- Field_imm6lo_Slot_inst16a_set,
+- Field_imm6hi_Slot_inst16a_set,
+- Field_imm7lo_Slot_inst16a_set,
+- Field_imm7hi_Slot_inst16a_set,
+- Field_z_Slot_inst16a_set,
+- Field_imm6_Slot_inst16a_set,
+- Field_imm7_Slot_inst16a_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_t2_Slot_inst16a_set,
+- Field_s2_Slot_inst16a_set,
+- Field_r2_Slot_inst16a_set,
+- Field_t4_Slot_inst16a_set,
+- Field_s4_Slot_inst16a_set,
+- Field_r4_Slot_inst16a_set,
+- Field_t8_Slot_inst16a_set,
+- Field_s8_Slot_inst16a_set,
+- Field_r8_Slot_inst16a_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set
++xtensa_opcode_encode_fn Opcode_rsr_ccompare0_encode_fns[] = {
++ Opcode_rsr_ccompare0_Slot_inst_encode, 0, 0
+ };
+
+-static xtensa_get_field_fn
+-Slot_inst16b_get_field_fns[] = {
+- Field_t_Slot_inst16b_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_s_Slot_inst16b_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_Slot_inst16b_get,
+- 0,
+- 0,
+- Field_r_Slot_inst16b_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_sr_Slot_inst16b_get,
+- Field_st_Slot_inst16b_get,
+- 0,
+- Field_imm4_Slot_inst16b_get,
+- 0,
+- Field_i_Slot_inst16b_get,
+- Field_imm6lo_Slot_inst16b_get,
+- Field_imm6hi_Slot_inst16b_get,
+- Field_imm7lo_Slot_inst16b_get,
+- Field_imm7hi_Slot_inst16b_get,
+- Field_z_Slot_inst16b_get,
+- Field_imm6_Slot_inst16b_get,
+- Field_imm7_Slot_inst16b_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_t2_Slot_inst16b_get,
+- Field_s2_Slot_inst16b_get,
+- Field_r2_Slot_inst16b_get,
+- Field_t4_Slot_inst16b_get,
+- Field_s4_Slot_inst16b_get,
+- Field_r4_Slot_inst16b_get,
+- Field_t8_Slot_inst16b_get,
+- Field_s8_Slot_inst16b_get,
+- Field_r8_Slot_inst16b_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Implicit_Field_ar0_get,
+- Implicit_Field_ar4_get,
+- Implicit_Field_ar8_get,
+- Implicit_Field_ar12_get,
+- Implicit_Field_mr0_get,
+- Implicit_Field_mr1_get,
+- Implicit_Field_mr2_get,
+- Implicit_Field_mr3_get,
+- Implicit_Field_bt16_get,
+- Implicit_Field_bs16_get,
+- Implicit_Field_br16_get,
+- Implicit_Field_brall_get
++xtensa_opcode_encode_fn Opcode_wsr_ccompare0_encode_fns[] = {
++ Opcode_wsr_ccompare0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_ccompare0_encode_fns[] = {
++ Opcode_xsr_ccompare0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_idtlb_encode_fns[] = {
++ Opcode_idtlb_Slot_inst_encode, 0, 0
+ };
+
+-static xtensa_set_field_fn
+-Slot_inst16b_set_field_fns[] = {
+- Field_t_Slot_inst16b_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_s_Slot_inst16b_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_Slot_inst16b_set,
+- 0,
+- 0,
+- Field_r_Slot_inst16b_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_sr_Slot_inst16b_set,
+- Field_st_Slot_inst16b_set,
+- 0,
+- Field_imm4_Slot_inst16b_set,
+- 0,
+- Field_i_Slot_inst16b_set,
+- Field_imm6lo_Slot_inst16b_set,
+- Field_imm6hi_Slot_inst16b_set,
+- Field_imm7lo_Slot_inst16b_set,
+- Field_imm7hi_Slot_inst16b_set,
+- Field_z_Slot_inst16b_set,
+- Field_imm6_Slot_inst16b_set,
+- Field_imm7_Slot_inst16b_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_t2_Slot_inst16b_set,
+- Field_s2_Slot_inst16b_set,
+- Field_r2_Slot_inst16b_set,
+- Field_t4_Slot_inst16b_set,
+- Field_s4_Slot_inst16b_set,
+- Field_r4_Slot_inst16b_set,
+- Field_t8_Slot_inst16b_set,
+- Field_s8_Slot_inst16b_set,
+- Field_r8_Slot_inst16b_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set
++xtensa_opcode_encode_fn Opcode_pdtlb_encode_fns[] = {
++ Opcode_pdtlb_Slot_inst_encode, 0, 0
+ };
+
+-static xtensa_get_field_fn
+-Slot_xt_flix64_slot0_get_field_fns[] = {
+- Field_t_Slot_xt_flix64_slot0_get,
+- 0,
+- 0,
+- 0,
+- Field_imm8_Slot_xt_flix64_slot0_get,
+- Field_s_Slot_xt_flix64_slot0_get,
+- Field_imm12b_Slot_xt_flix64_slot0_get,
+- Field_imm16_Slot_xt_flix64_slot0_get,
+- Field_m_Slot_xt_flix64_slot0_get,
+- Field_n_Slot_xt_flix64_slot0_get,
+- 0,
+- 0,
+- Field_op1_Slot_xt_flix64_slot0_get,
+- Field_op2_Slot_xt_flix64_slot0_get,
+- Field_r_Slot_xt_flix64_slot0_get,
+- 0,
+- Field_sae4_Slot_xt_flix64_slot0_get,
+- Field_sae_Slot_xt_flix64_slot0_get,
+- Field_sal_Slot_xt_flix64_slot0_get,
+- Field_sargt_Slot_xt_flix64_slot0_get,
+- 0,
+- Field_sas_Slot_xt_flix64_slot0_get,
+- 0,
+- 0,
+- Field_thi3_Slot_xt_flix64_slot0_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_get,
+- Field_combined3e2c5767_fld7_Slot_xt_flix64_slot0_get,
+- Field_combined3e2c5767_fld8_Slot_xt_flix64_slot0_get,
+- Field_combined3e2c5767_fld9_Slot_xt_flix64_slot0_get,
+- Field_combined3e2c5767_fld11_Slot_xt_flix64_slot0_get,
+- Field_combined3e2c5767_fld49xt_flix64_slot0_Slot_xt_flix64_slot0_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_xt_flix64_slot0_Slot_xt_flix64_slot0_get,
+- Implicit_Field_ar0_get,
+- Implicit_Field_ar4_get,
+- Implicit_Field_ar8_get,
+- Implicit_Field_ar12_get,
+- Implicit_Field_mr0_get,
+- Implicit_Field_mr1_get,
+- Implicit_Field_mr2_get,
+- Implicit_Field_mr3_get,
+- Implicit_Field_bt16_get,
+- Implicit_Field_bs16_get,
+- Implicit_Field_br16_get,
+- Implicit_Field_brall_get
++xtensa_opcode_encode_fn Opcode_rdtlb0_encode_fns[] = {
++ Opcode_rdtlb0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rdtlb1_encode_fns[] = {
++ Opcode_rdtlb1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wdtlb_encode_fns[] = {
++ Opcode_wdtlb_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_iitlb_encode_fns[] = {
++ Opcode_iitlb_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_pitlb_encode_fns[] = {
++ Opcode_pitlb_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ritlb0_encode_fns[] = {
++ Opcode_ritlb0_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_ritlb1_encode_fns[] = {
++ Opcode_ritlb1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_witlb_encode_fns[] = {
++ Opcode_witlb_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_min_encode_fns[] = {
++ Opcode_min_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_max_encode_fns[] = {
++ Opcode_max_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_minu_encode_fns[] = {
++ Opcode_minu_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_maxu_encode_fns[] = {
++ Opcode_maxu_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_nsa_encode_fns[] = {
++ Opcode_nsa_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_nsau_encode_fns[] = {
++ Opcode_nsau_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_sext_encode_fns[] = {
++ Opcode_sext_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_l32ai_encode_fns[] = {
++ Opcode_l32ai_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_s32ri_encode_fns[] = {
++ Opcode_s32ri_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_s32c1i_encode_fns[] = {
++ Opcode_s32c1i_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_rsr_scompare1_encode_fns[] = {
++ Opcode_rsr_scompare1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_wsr_scompare1_encode_fns[] = {
++ Opcode_wsr_scompare1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_xsr_scompare1_encode_fns[] = {
++ Opcode_xsr_scompare1_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_mull_encode_fns[] = {
++ Opcode_mull_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_muluh_encode_fns[] = {
++ Opcode_muluh_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_mulsh_encode_fns[] = {
++ Opcode_mulsh_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_mul16u_encode_fns[] = {
++ Opcode_mul16u_Slot_inst_encode, 0, 0
++};
++
++xtensa_opcode_encode_fn Opcode_mul16s_encode_fns[] = {
++ Opcode_mul16s_Slot_inst_encode, 0, 0
++};
++
++
++/* Opcode table. */
++
++static xtensa_opcode_internal opcodes[] = {
++ { "excw", 0 /* xt_iclass_excw */,
++ 0,
++ Opcode_excw_encode_fns, 0, 0 },
++ { "rfe", 1 /* xt_iclass_rfe */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_rfe_encode_fns, 0, 0 },
++ { "rfde", 2 /* xt_iclass_rfde */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_rfde_encode_fns, 0, 0 },
++ { "syscall", 3 /* xt_iclass_syscall */,
++ 0,
++ Opcode_syscall_encode_fns, 0, 0 },
++ { "simcall", 4 /* xt_iclass_simcall */,
++ 0,
++ Opcode_simcall_encode_fns, 0, 0 },
++ { "call12", 5 /* xt_iclass_call12 */,
++ XTENSA_OPCODE_IS_CALL,
++ Opcode_call12_encode_fns, 0, 0 },
++ { "call8", 6 /* xt_iclass_call8 */,
++ XTENSA_OPCODE_IS_CALL,
++ Opcode_call8_encode_fns, 0, 0 },
++ { "call4", 7 /* xt_iclass_call4 */,
++ XTENSA_OPCODE_IS_CALL,
++ Opcode_call4_encode_fns, 0, 0 },
++ { "callx12", 8 /* xt_iclass_callx12 */,
++ XTENSA_OPCODE_IS_CALL,
++ Opcode_callx12_encode_fns, 0, 0 },
++ { "callx8", 9 /* xt_iclass_callx8 */,
++ XTENSA_OPCODE_IS_CALL,
++ Opcode_callx8_encode_fns, 0, 0 },
++ { "callx4", 10 /* xt_iclass_callx4 */,
++ XTENSA_OPCODE_IS_CALL,
++ Opcode_callx4_encode_fns, 0, 0 },
++ { "entry", 11 /* xt_iclass_entry */,
++ 0,
++ Opcode_entry_encode_fns, 0, 0 },
++ { "movsp", 12 /* xt_iclass_movsp */,
++ 0,
++ Opcode_movsp_encode_fns, 0, 0 },
++ { "rotw", 13 /* xt_iclass_rotw */,
++ 0,
++ Opcode_rotw_encode_fns, 0, 0 },
++ { "retw", 14 /* xt_iclass_retw */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_retw_encode_fns, 0, 0 },
++ { "retw.n", 14 /* xt_iclass_retw */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_retw_n_encode_fns, 0, 0 },
++ { "rfwo", 15 /* xt_iclass_rfwou */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_rfwo_encode_fns, 0, 0 },
++ { "rfwu", 15 /* xt_iclass_rfwou */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_rfwu_encode_fns, 0, 0 },
++ { "l32e", 16 /* xt_iclass_l32e */,
++ 0,
++ Opcode_l32e_encode_fns, 0, 0 },
++ { "s32e", 17 /* xt_iclass_s32e */,
++ 0,
++ Opcode_s32e_encode_fns, 0, 0 },
++ { "rsr.windowbase", 18 /* xt_iclass_rsr.windowbase */,
++ 0,
++ Opcode_rsr_windowbase_encode_fns, 0, 0 },
++ { "wsr.windowbase", 19 /* xt_iclass_wsr.windowbase */,
++ 0,
++ Opcode_wsr_windowbase_encode_fns, 0, 0 },
++ { "xsr.windowbase", 20 /* xt_iclass_xsr.windowbase */,
++ 0,
++ Opcode_xsr_windowbase_encode_fns, 0, 0 },
++ { "rsr.windowstart", 21 /* xt_iclass_rsr.windowstart */,
++ 0,
++ Opcode_rsr_windowstart_encode_fns, 0, 0 },
++ { "wsr.windowstart", 22 /* xt_iclass_wsr.windowstart */,
++ 0,
++ Opcode_wsr_windowstart_encode_fns, 0, 0 },
++ { "xsr.windowstart", 23 /* xt_iclass_xsr.windowstart */,
++ 0,
++ Opcode_xsr_windowstart_encode_fns, 0, 0 },
++ { "add.n", 24 /* xt_iclass_add.n */,
++ 0,
++ Opcode_add_n_encode_fns, 0, 0 },
++ { "addi.n", 25 /* xt_iclass_addi.n */,
++ 0,
++ Opcode_addi_n_encode_fns, 0, 0 },
++ { "beqz.n", 26 /* xt_iclass_bz6 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_beqz_n_encode_fns, 0, 0 },
++ { "bnez.n", 26 /* xt_iclass_bz6 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bnez_n_encode_fns, 0, 0 },
++ { "ill.n", 27 /* xt_iclass_ill.n */,
++ 0,
++ Opcode_ill_n_encode_fns, 0, 0 },
++ { "l32i.n", 28 /* xt_iclass_loadi4 */,
++ 0,
++ Opcode_l32i_n_encode_fns, 0, 0 },
++ { "mov.n", 29 /* xt_iclass_mov.n */,
++ 0,
++ Opcode_mov_n_encode_fns, 0, 0 },
++ { "movi.n", 30 /* xt_iclass_movi.n */,
++ 0,
++ Opcode_movi_n_encode_fns, 0, 0 },
++ { "nop.n", 31 /* xt_iclass_nopn */,
++ 0,
++ Opcode_nop_n_encode_fns, 0, 0 },
++ { "ret.n", 32 /* xt_iclass_retn */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_ret_n_encode_fns, 0, 0 },
++ { "s32i.n", 33 /* xt_iclass_storei4 */,
++ 0,
++ Opcode_s32i_n_encode_fns, 0, 0 },
++ { "rur.threadptr", 34 /* rur_threadptr */,
++ 0,
++ Opcode_rur_threadptr_encode_fns, 0, 0 },
++ { "wur.threadptr", 35 /* wur_threadptr */,
++ 0,
++ Opcode_wur_threadptr_encode_fns, 0, 0 },
++ { "addi", 36 /* xt_iclass_addi */,
++ 0,
++ Opcode_addi_encode_fns, 0, 0 },
++ { "addmi", 37 /* xt_iclass_addmi */,
++ 0,
++ Opcode_addmi_encode_fns, 0, 0 },
++ { "add", 38 /* xt_iclass_addsub */,
++ 0,
++ Opcode_add_encode_fns, 0, 0 },
++ { "sub", 38 /* xt_iclass_addsub */,
++ 0,
++ Opcode_sub_encode_fns, 0, 0 },
++ { "addx2", 38 /* xt_iclass_addsub */,
++ 0,
++ Opcode_addx2_encode_fns, 0, 0 },
++ { "addx4", 38 /* xt_iclass_addsub */,
++ 0,
++ Opcode_addx4_encode_fns, 0, 0 },
++ { "addx8", 38 /* xt_iclass_addsub */,
++ 0,
++ Opcode_addx8_encode_fns, 0, 0 },
++ { "subx2", 38 /* xt_iclass_addsub */,
++ 0,
++ Opcode_subx2_encode_fns, 0, 0 },
++ { "subx4", 38 /* xt_iclass_addsub */,
++ 0,
++ Opcode_subx4_encode_fns, 0, 0 },
++ { "subx8", 38 /* xt_iclass_addsub */,
++ 0,
++ Opcode_subx8_encode_fns, 0, 0 },
++ { "and", 39 /* xt_iclass_bit */,
++ 0,
++ Opcode_and_encode_fns, 0, 0 },
++ { "or", 39 /* xt_iclass_bit */,
++ 0,
++ Opcode_or_encode_fns, 0, 0 },
++ { "xor", 39 /* xt_iclass_bit */,
++ 0,
++ Opcode_xor_encode_fns, 0, 0 },
++ { "beqi", 40 /* xt_iclass_bsi8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_beqi_encode_fns, 0, 0 },
++ { "bnei", 40 /* xt_iclass_bsi8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bnei_encode_fns, 0, 0 },
++ { "bgei", 40 /* xt_iclass_bsi8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bgei_encode_fns, 0, 0 },
++ { "blti", 40 /* xt_iclass_bsi8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_blti_encode_fns, 0, 0 },
++ { "bbci", 41 /* xt_iclass_bsi8b */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bbci_encode_fns, 0, 0 },
++ { "bbsi", 41 /* xt_iclass_bsi8b */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bbsi_encode_fns, 0, 0 },
++ { "bgeui", 42 /* xt_iclass_bsi8u */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bgeui_encode_fns, 0, 0 },
++ { "bltui", 42 /* xt_iclass_bsi8u */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bltui_encode_fns, 0, 0 },
++ { "beq", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_beq_encode_fns, 0, 0 },
++ { "bne", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bne_encode_fns, 0, 0 },
++ { "bge", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bge_encode_fns, 0, 0 },
++ { "blt", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_blt_encode_fns, 0, 0 },
++ { "bgeu", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bgeu_encode_fns, 0, 0 },
++ { "bltu", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bltu_encode_fns, 0, 0 },
++ { "bany", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bany_encode_fns, 0, 0 },
++ { "bnone", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bnone_encode_fns, 0, 0 },
++ { "ball", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_ball_encode_fns, 0, 0 },
++ { "bnall", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bnall_encode_fns, 0, 0 },
++ { "bbc", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bbc_encode_fns, 0, 0 },
++ { "bbs", 43 /* xt_iclass_bst8 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bbs_encode_fns, 0, 0 },
++ { "beqz", 44 /* xt_iclass_bsz12 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_beqz_encode_fns, 0, 0 },
++ { "bnez", 44 /* xt_iclass_bsz12 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bnez_encode_fns, 0, 0 },
++ { "bgez", 44 /* xt_iclass_bsz12 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bgez_encode_fns, 0, 0 },
++ { "bltz", 44 /* xt_iclass_bsz12 */,
++ XTENSA_OPCODE_IS_BRANCH,
++ Opcode_bltz_encode_fns, 0, 0 },
++ { "call0", 45 /* xt_iclass_call0 */,
++ XTENSA_OPCODE_IS_CALL,
++ Opcode_call0_encode_fns, 0, 0 },
++ { "callx0", 46 /* xt_iclass_callx0 */,
++ XTENSA_OPCODE_IS_CALL,
++ Opcode_callx0_encode_fns, 0, 0 },
++ { "extui", 47 /* xt_iclass_exti */,
++ 0,
++ Opcode_extui_encode_fns, 0, 0 },
++ { "ill", 48 /* xt_iclass_ill */,
++ 0,
++ Opcode_ill_encode_fns, 0, 0 },
++ { "j", 49 /* xt_iclass_jump */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_j_encode_fns, 0, 0 },
++ { "jx", 50 /* xt_iclass_jumpx */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_jx_encode_fns, 0, 0 },
++ { "l16ui", 51 /* xt_iclass_l16ui */,
++ 0,
++ Opcode_l16ui_encode_fns, 0, 0 },
++ { "l16si", 52 /* xt_iclass_l16si */,
++ 0,
++ Opcode_l16si_encode_fns, 0, 0 },
++ { "l32i", 53 /* xt_iclass_l32i */,
++ 0,
++ Opcode_l32i_encode_fns, 0, 0 },
++ { "l32r", 54 /* xt_iclass_l32r */,
++ 0,
++ Opcode_l32r_encode_fns, 0, 0 },
++ { "l8ui", 55 /* xt_iclass_l8i */,
++ 0,
++ Opcode_l8ui_encode_fns, 0, 0 },
++ { "loop", 56 /* xt_iclass_loop */,
++ XTENSA_OPCODE_IS_LOOP,
++ Opcode_loop_encode_fns, 0, 0 },
++ { "loopnez", 57 /* xt_iclass_loopz */,
++ XTENSA_OPCODE_IS_LOOP,
++ Opcode_loopnez_encode_fns, 0, 0 },
++ { "loopgtz", 57 /* xt_iclass_loopz */,
++ XTENSA_OPCODE_IS_LOOP,
++ Opcode_loopgtz_encode_fns, 0, 0 },
++ { "movi", 58 /* xt_iclass_movi */,
++ 0,
++ Opcode_movi_encode_fns, 0, 0 },
++ { "moveqz", 59 /* xt_iclass_movz */,
++ 0,
++ Opcode_moveqz_encode_fns, 0, 0 },
++ { "movnez", 59 /* xt_iclass_movz */,
++ 0,
++ Opcode_movnez_encode_fns, 0, 0 },
++ { "movltz", 59 /* xt_iclass_movz */,
++ 0,
++ Opcode_movltz_encode_fns, 0, 0 },
++ { "movgez", 59 /* xt_iclass_movz */,
++ 0,
++ Opcode_movgez_encode_fns, 0, 0 },
++ { "neg", 60 /* xt_iclass_neg */,
++ 0,
++ Opcode_neg_encode_fns, 0, 0 },
++ { "abs", 60 /* xt_iclass_neg */,
++ 0,
++ Opcode_abs_encode_fns, 0, 0 },
++ { "nop", 61 /* xt_iclass_nop */,
++ 0,
++ Opcode_nop_encode_fns, 0, 0 },
++ { "ret", 62 /* xt_iclass_return */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_ret_encode_fns, 0, 0 },
++ { "s16i", 63 /* xt_iclass_s16i */,
++ 0,
++ Opcode_s16i_encode_fns, 0, 0 },
++ { "s32i", 64 /* xt_iclass_s32i */,
++ 0,
++ Opcode_s32i_encode_fns, 0, 0 },
++ { "s8i", 65 /* xt_iclass_s8i */,
++ 0,
++ Opcode_s8i_encode_fns, 0, 0 },
++ { "ssr", 66 /* xt_iclass_sar */,
++ 0,
++ Opcode_ssr_encode_fns, 0, 0 },
++ { "ssl", 66 /* xt_iclass_sar */,
++ 0,
++ Opcode_ssl_encode_fns, 0, 0 },
++ { "ssa8l", 66 /* xt_iclass_sar */,
++ 0,
++ Opcode_ssa8l_encode_fns, 0, 0 },
++ { "ssa8b", 66 /* xt_iclass_sar */,
++ 0,
++ Opcode_ssa8b_encode_fns, 0, 0 },
++ { "ssai", 67 /* xt_iclass_sari */,
++ 0,
++ Opcode_ssai_encode_fns, 0, 0 },
++ { "sll", 68 /* xt_iclass_shifts */,
++ 0,
++ Opcode_sll_encode_fns, 0, 0 },
++ { "src", 69 /* xt_iclass_shiftst */,
++ 0,
++ Opcode_src_encode_fns, 0, 0 },
++ { "srl", 70 /* xt_iclass_shiftt */,
++ 0,
++ Opcode_srl_encode_fns, 0, 0 },
++ { "sra", 70 /* xt_iclass_shiftt */,
++ 0,
++ Opcode_sra_encode_fns, 0, 0 },
++ { "slli", 71 /* xt_iclass_slli */,
++ 0,
++ Opcode_slli_encode_fns, 0, 0 },
++ { "srai", 72 /* xt_iclass_srai */,
++ 0,
++ Opcode_srai_encode_fns, 0, 0 },
++ { "srli", 73 /* xt_iclass_srli */,
++ 0,
++ Opcode_srli_encode_fns, 0, 0 },
++ { "memw", 74 /* xt_iclass_memw */,
++ 0,
++ Opcode_memw_encode_fns, 0, 0 },
++ { "extw", 75 /* xt_iclass_extw */,
++ 0,
++ Opcode_extw_encode_fns, 0, 0 },
++ { "isync", 76 /* xt_iclass_isync */,
++ 0,
++ Opcode_isync_encode_fns, 0, 0 },
++ { "rsync", 77 /* xt_iclass_sync */,
++ 0,
++ Opcode_rsync_encode_fns, 0, 0 },
++ { "esync", 77 /* xt_iclass_sync */,
++ 0,
++ Opcode_esync_encode_fns, 0, 0 },
++ { "dsync", 77 /* xt_iclass_sync */,
++ 0,
++ Opcode_dsync_encode_fns, 0, 0 },
++ { "rsil", 78 /* xt_iclass_rsil */,
++ 0,
++ Opcode_rsil_encode_fns, 0, 0 },
++ { "rsr.lend", 79 /* xt_iclass_rsr.lend */,
++ 0,
++ Opcode_rsr_lend_encode_fns, 0, 0 },
++ { "wsr.lend", 80 /* xt_iclass_wsr.lend */,
++ 0,
++ Opcode_wsr_lend_encode_fns, 0, 0 },
++ { "xsr.lend", 81 /* xt_iclass_xsr.lend */,
++ 0,
++ Opcode_xsr_lend_encode_fns, 0, 0 },
++ { "rsr.lcount", 82 /* xt_iclass_rsr.lcount */,
++ 0,
++ Opcode_rsr_lcount_encode_fns, 0, 0 },
++ { "wsr.lcount", 83 /* xt_iclass_wsr.lcount */,
++ 0,
++ Opcode_wsr_lcount_encode_fns, 0, 0 },
++ { "xsr.lcount", 84 /* xt_iclass_xsr.lcount */,
++ 0,
++ Opcode_xsr_lcount_encode_fns, 0, 0 },
++ { "rsr.lbeg", 85 /* xt_iclass_rsr.lbeg */,
++ 0,
++ Opcode_rsr_lbeg_encode_fns, 0, 0 },
++ { "wsr.lbeg", 86 /* xt_iclass_wsr.lbeg */,
++ 0,
++ Opcode_wsr_lbeg_encode_fns, 0, 0 },
++ { "xsr.lbeg", 87 /* xt_iclass_xsr.lbeg */,
++ 0,
++ Opcode_xsr_lbeg_encode_fns, 0, 0 },
++ { "rsr.sar", 88 /* xt_iclass_rsr.sar */,
++ 0,
++ Opcode_rsr_sar_encode_fns, 0, 0 },
++ { "wsr.sar", 89 /* xt_iclass_wsr.sar */,
++ 0,
++ Opcode_wsr_sar_encode_fns, 0, 0 },
++ { "xsr.sar", 90 /* xt_iclass_xsr.sar */,
++ 0,
++ Opcode_xsr_sar_encode_fns, 0, 0 },
++ { "rsr.litbase", 91 /* xt_iclass_rsr.litbase */,
++ 0,
++ Opcode_rsr_litbase_encode_fns, 0, 0 },
++ { "wsr.litbase", 92 /* xt_iclass_wsr.litbase */,
++ 0,
++ Opcode_wsr_litbase_encode_fns, 0, 0 },
++ { "xsr.litbase", 93 /* xt_iclass_xsr.litbase */,
++ 0,
++ Opcode_xsr_litbase_encode_fns, 0, 0 },
++ { "rsr.176", 94 /* xt_iclass_rsr.176 */,
++ 0,
++ Opcode_rsr_176_encode_fns, 0, 0 },
++ { "rsr.208", 95 /* xt_iclass_rsr.208 */,
++ 0,
++ Opcode_rsr_208_encode_fns, 0, 0 },
++ { "rsr.ps", 96 /* xt_iclass_rsr.ps */,
++ 0,
++ Opcode_rsr_ps_encode_fns, 0, 0 },
++ { "wsr.ps", 97 /* xt_iclass_wsr.ps */,
++ 0,
++ Opcode_wsr_ps_encode_fns, 0, 0 },
++ { "xsr.ps", 98 /* xt_iclass_xsr.ps */,
++ 0,
++ Opcode_xsr_ps_encode_fns, 0, 0 },
++ { "rsr.epc1", 99 /* xt_iclass_rsr.epc1 */,
++ 0,
++ Opcode_rsr_epc1_encode_fns, 0, 0 },
++ { "wsr.epc1", 100 /* xt_iclass_wsr.epc1 */,
++ 0,
++ Opcode_wsr_epc1_encode_fns, 0, 0 },
++ { "xsr.epc1", 101 /* xt_iclass_xsr.epc1 */,
++ 0,
++ Opcode_xsr_epc1_encode_fns, 0, 0 },
++ { "rsr.excsave1", 102 /* xt_iclass_rsr.excsave1 */,
++ 0,
++ Opcode_rsr_excsave1_encode_fns, 0, 0 },
++ { "wsr.excsave1", 103 /* xt_iclass_wsr.excsave1 */,
++ 0,
++ Opcode_wsr_excsave1_encode_fns, 0, 0 },
++ { "xsr.excsave1", 104 /* xt_iclass_xsr.excsave1 */,
++ 0,
++ Opcode_xsr_excsave1_encode_fns, 0, 0 },
++ { "rsr.epc2", 105 /* xt_iclass_rsr.epc2 */,
++ 0,
++ Opcode_rsr_epc2_encode_fns, 0, 0 },
++ { "wsr.epc2", 106 /* xt_iclass_wsr.epc2 */,
++ 0,
++ Opcode_wsr_epc2_encode_fns, 0, 0 },
++ { "xsr.epc2", 107 /* xt_iclass_xsr.epc2 */,
++ 0,
++ Opcode_xsr_epc2_encode_fns, 0, 0 },
++ { "rsr.excsave2", 108 /* xt_iclass_rsr.excsave2 */,
++ 0,
++ Opcode_rsr_excsave2_encode_fns, 0, 0 },
++ { "wsr.excsave2", 109 /* xt_iclass_wsr.excsave2 */,
++ 0,
++ Opcode_wsr_excsave2_encode_fns, 0, 0 },
++ { "xsr.excsave2", 110 /* xt_iclass_xsr.excsave2 */,
++ 0,
++ Opcode_xsr_excsave2_encode_fns, 0, 0 },
++ { "rsr.epc3", 111 /* xt_iclass_rsr.epc3 */,
++ 0,
++ Opcode_rsr_epc3_encode_fns, 0, 0 },
++ { "wsr.epc3", 112 /* xt_iclass_wsr.epc3 */,
++ 0,
++ Opcode_wsr_epc3_encode_fns, 0, 0 },
++ { "xsr.epc3", 113 /* xt_iclass_xsr.epc3 */,
++ 0,
++ Opcode_xsr_epc3_encode_fns, 0, 0 },
++ { "rsr.excsave3", 114 /* xt_iclass_rsr.excsave3 */,
++ 0,
++ Opcode_rsr_excsave3_encode_fns, 0, 0 },
++ { "wsr.excsave3", 115 /* xt_iclass_wsr.excsave3 */,
++ 0,
++ Opcode_wsr_excsave3_encode_fns, 0, 0 },
++ { "xsr.excsave3", 116 /* xt_iclass_xsr.excsave3 */,
++ 0,
++ Opcode_xsr_excsave3_encode_fns, 0, 0 },
++ { "rsr.epc4", 117 /* xt_iclass_rsr.epc4 */,
++ 0,
++ Opcode_rsr_epc4_encode_fns, 0, 0 },
++ { "wsr.epc4", 118 /* xt_iclass_wsr.epc4 */,
++ 0,
++ Opcode_wsr_epc4_encode_fns, 0, 0 },
++ { "xsr.epc4", 119 /* xt_iclass_xsr.epc4 */,
++ 0,
++ Opcode_xsr_epc4_encode_fns, 0, 0 },
++ { "rsr.excsave4", 120 /* xt_iclass_rsr.excsave4 */,
++ 0,
++ Opcode_rsr_excsave4_encode_fns, 0, 0 },
++ { "wsr.excsave4", 121 /* xt_iclass_wsr.excsave4 */,
++ 0,
++ Opcode_wsr_excsave4_encode_fns, 0, 0 },
++ { "xsr.excsave4", 122 /* xt_iclass_xsr.excsave4 */,
++ 0,
++ Opcode_xsr_excsave4_encode_fns, 0, 0 },
++ { "rsr.epc5", 123 /* xt_iclass_rsr.epc5 */,
++ 0,
++ Opcode_rsr_epc5_encode_fns, 0, 0 },
++ { "wsr.epc5", 124 /* xt_iclass_wsr.epc5 */,
++ 0,
++ Opcode_wsr_epc5_encode_fns, 0, 0 },
++ { "xsr.epc5", 125 /* xt_iclass_xsr.epc5 */,
++ 0,
++ Opcode_xsr_epc5_encode_fns, 0, 0 },
++ { "rsr.excsave5", 126 /* xt_iclass_rsr.excsave5 */,
++ 0,
++ Opcode_rsr_excsave5_encode_fns, 0, 0 },
++ { "wsr.excsave5", 127 /* xt_iclass_wsr.excsave5 */,
++ 0,
++ Opcode_wsr_excsave5_encode_fns, 0, 0 },
++ { "xsr.excsave5", 128 /* xt_iclass_xsr.excsave5 */,
++ 0,
++ Opcode_xsr_excsave5_encode_fns, 0, 0 },
++ { "rsr.eps2", 129 /* xt_iclass_rsr.eps2 */,
++ 0,
++ Opcode_rsr_eps2_encode_fns, 0, 0 },
++ { "wsr.eps2", 130 /* xt_iclass_wsr.eps2 */,
++ 0,
++ Opcode_wsr_eps2_encode_fns, 0, 0 },
++ { "xsr.eps2", 131 /* xt_iclass_xsr.eps2 */,
++ 0,
++ Opcode_xsr_eps2_encode_fns, 0, 0 },
++ { "rsr.eps3", 132 /* xt_iclass_rsr.eps3 */,
++ 0,
++ Opcode_rsr_eps3_encode_fns, 0, 0 },
++ { "wsr.eps3", 133 /* xt_iclass_wsr.eps3 */,
++ 0,
++ Opcode_wsr_eps3_encode_fns, 0, 0 },
++ { "xsr.eps3", 134 /* xt_iclass_xsr.eps3 */,
++ 0,
++ Opcode_xsr_eps3_encode_fns, 0, 0 },
++ { "rsr.eps4", 135 /* xt_iclass_rsr.eps4 */,
++ 0,
++ Opcode_rsr_eps4_encode_fns, 0, 0 },
++ { "wsr.eps4", 136 /* xt_iclass_wsr.eps4 */,
++ 0,
++ Opcode_wsr_eps4_encode_fns, 0, 0 },
++ { "xsr.eps4", 137 /* xt_iclass_xsr.eps4 */,
++ 0,
++ Opcode_xsr_eps4_encode_fns, 0, 0 },
++ { "rsr.eps5", 138 /* xt_iclass_rsr.eps5 */,
++ 0,
++ Opcode_rsr_eps5_encode_fns, 0, 0 },
++ { "wsr.eps5", 139 /* xt_iclass_wsr.eps5 */,
++ 0,
++ Opcode_wsr_eps5_encode_fns, 0, 0 },
++ { "xsr.eps5", 140 /* xt_iclass_xsr.eps5 */,
++ 0,
++ Opcode_xsr_eps5_encode_fns, 0, 0 },
++ { "rsr.excvaddr", 141 /* xt_iclass_rsr.excvaddr */,
++ 0,
++ Opcode_rsr_excvaddr_encode_fns, 0, 0 },
++ { "wsr.excvaddr", 142 /* xt_iclass_wsr.excvaddr */,
++ 0,
++ Opcode_wsr_excvaddr_encode_fns, 0, 0 },
++ { "xsr.excvaddr", 143 /* xt_iclass_xsr.excvaddr */,
++ 0,
++ Opcode_xsr_excvaddr_encode_fns, 0, 0 },
++ { "rsr.depc", 144 /* xt_iclass_rsr.depc */,
++ 0,
++ Opcode_rsr_depc_encode_fns, 0, 0 },
++ { "wsr.depc", 145 /* xt_iclass_wsr.depc */,
++ 0,
++ Opcode_wsr_depc_encode_fns, 0, 0 },
++ { "xsr.depc", 146 /* xt_iclass_xsr.depc */,
++ 0,
++ Opcode_xsr_depc_encode_fns, 0, 0 },
++ { "rsr.exccause", 147 /* xt_iclass_rsr.exccause */,
++ 0,
++ Opcode_rsr_exccause_encode_fns, 0, 0 },
++ { "wsr.exccause", 148 /* xt_iclass_wsr.exccause */,
++ 0,
++ Opcode_wsr_exccause_encode_fns, 0, 0 },
++ { "xsr.exccause", 149 /* xt_iclass_xsr.exccause */,
++ 0,
++ Opcode_xsr_exccause_encode_fns, 0, 0 },
++ { "rsr.misc0", 150 /* xt_iclass_rsr.misc0 */,
++ 0,
++ Opcode_rsr_misc0_encode_fns, 0, 0 },
++ { "wsr.misc0", 151 /* xt_iclass_wsr.misc0 */,
++ 0,
++ Opcode_wsr_misc0_encode_fns, 0, 0 },
++ { "xsr.misc0", 152 /* xt_iclass_xsr.misc0 */,
++ 0,
++ Opcode_xsr_misc0_encode_fns, 0, 0 },
++ { "rsr.misc1", 153 /* xt_iclass_rsr.misc1 */,
++ 0,
++ Opcode_rsr_misc1_encode_fns, 0, 0 },
++ { "wsr.misc1", 154 /* xt_iclass_wsr.misc1 */,
++ 0,
++ Opcode_wsr_misc1_encode_fns, 0, 0 },
++ { "xsr.misc1", 155 /* xt_iclass_xsr.misc1 */,
++ 0,
++ Opcode_xsr_misc1_encode_fns, 0, 0 },
++ { "rsr.prid", 156 /* xt_iclass_rsr.prid */,
++ 0,
++ Opcode_rsr_prid_encode_fns, 0, 0 },
++ { "rsr.vecbase", 157 /* xt_iclass_rsr.vecbase */,
++ 0,
++ Opcode_rsr_vecbase_encode_fns, 0, 0 },
++ { "wsr.vecbase", 158 /* xt_iclass_wsr.vecbase */,
++ 0,
++ Opcode_wsr_vecbase_encode_fns, 0, 0 },
++ { "xsr.vecbase", 159 /* xt_iclass_xsr.vecbase */,
++ 0,
++ Opcode_xsr_vecbase_encode_fns, 0, 0 },
++ { "rfi", 160 /* xt_iclass_rfi */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_rfi_encode_fns, 0, 0 },
++ { "waiti", 161 /* xt_iclass_wait */,
++ 0,
++ Opcode_waiti_encode_fns, 0, 0 },
++ { "rsr.interrupt", 162 /* xt_iclass_rsr.interrupt */,
++ 0,
++ Opcode_rsr_interrupt_encode_fns, 0, 0 },
++ { "wsr.intset", 163 /* xt_iclass_wsr.intset */,
++ 0,
++ Opcode_wsr_intset_encode_fns, 0, 0 },
++ { "wsr.intclear", 164 /* xt_iclass_wsr.intclear */,
++ 0,
++ Opcode_wsr_intclear_encode_fns, 0, 0 },
++ { "rsr.intenable", 165 /* xt_iclass_rsr.intenable */,
++ 0,
++ Opcode_rsr_intenable_encode_fns, 0, 0 },
++ { "wsr.intenable", 166 /* xt_iclass_wsr.intenable */,
++ 0,
++ Opcode_wsr_intenable_encode_fns, 0, 0 },
++ { "xsr.intenable", 167 /* xt_iclass_xsr.intenable */,
++ 0,
++ Opcode_xsr_intenable_encode_fns, 0, 0 },
++ { "break", 168 /* xt_iclass_break */,
++ 0,
++ Opcode_break_encode_fns, 0, 0 },
++ { "break.n", 169 /* xt_iclass_break.n */,
++ 0,
++ Opcode_break_n_encode_fns, 0, 0 },
++ { "rsr.dbreaka0", 170 /* xt_iclass_rsr.dbreaka0 */,
++ 0,
++ Opcode_rsr_dbreaka0_encode_fns, 0, 0 },
++ { "wsr.dbreaka0", 171 /* xt_iclass_wsr.dbreaka0 */,
++ 0,
++ Opcode_wsr_dbreaka0_encode_fns, 0, 0 },
++ { "xsr.dbreaka0", 172 /* xt_iclass_xsr.dbreaka0 */,
++ 0,
++ Opcode_xsr_dbreaka0_encode_fns, 0, 0 },
++ { "rsr.dbreakc0", 173 /* xt_iclass_rsr.dbreakc0 */,
++ 0,
++ Opcode_rsr_dbreakc0_encode_fns, 0, 0 },
++ { "wsr.dbreakc0", 174 /* xt_iclass_wsr.dbreakc0 */,
++ 0,
++ Opcode_wsr_dbreakc0_encode_fns, 0, 0 },
++ { "xsr.dbreakc0", 175 /* xt_iclass_xsr.dbreakc0 */,
++ 0,
++ Opcode_xsr_dbreakc0_encode_fns, 0, 0 },
++ { "rsr.dbreaka1", 176 /* xt_iclass_rsr.dbreaka1 */,
++ 0,
++ Opcode_rsr_dbreaka1_encode_fns, 0, 0 },
++ { "wsr.dbreaka1", 177 /* xt_iclass_wsr.dbreaka1 */,
++ 0,
++ Opcode_wsr_dbreaka1_encode_fns, 0, 0 },
++ { "xsr.dbreaka1", 178 /* xt_iclass_xsr.dbreaka1 */,
++ 0,
++ Opcode_xsr_dbreaka1_encode_fns, 0, 0 },
++ { "rsr.dbreakc1", 179 /* xt_iclass_rsr.dbreakc1 */,
++ 0,
++ Opcode_rsr_dbreakc1_encode_fns, 0, 0 },
++ { "wsr.dbreakc1", 180 /* xt_iclass_wsr.dbreakc1 */,
++ 0,
++ Opcode_wsr_dbreakc1_encode_fns, 0, 0 },
++ { "xsr.dbreakc1", 181 /* xt_iclass_xsr.dbreakc1 */,
++ 0,
++ Opcode_xsr_dbreakc1_encode_fns, 0, 0 },
++ { "rsr.ibreaka0", 182 /* xt_iclass_rsr.ibreaka0 */,
++ 0,
++ Opcode_rsr_ibreaka0_encode_fns, 0, 0 },
++ { "wsr.ibreaka0", 183 /* xt_iclass_wsr.ibreaka0 */,
++ 0,
++ Opcode_wsr_ibreaka0_encode_fns, 0, 0 },
++ { "xsr.ibreaka0", 184 /* xt_iclass_xsr.ibreaka0 */,
++ 0,
++ Opcode_xsr_ibreaka0_encode_fns, 0, 0 },
++ { "rsr.ibreaka1", 185 /* xt_iclass_rsr.ibreaka1 */,
++ 0,
++ Opcode_rsr_ibreaka1_encode_fns, 0, 0 },
++ { "wsr.ibreaka1", 186 /* xt_iclass_wsr.ibreaka1 */,
++ 0,
++ Opcode_wsr_ibreaka1_encode_fns, 0, 0 },
++ { "xsr.ibreaka1", 187 /* xt_iclass_xsr.ibreaka1 */,
++ 0,
++ Opcode_xsr_ibreaka1_encode_fns, 0, 0 },
++ { "rsr.ibreakenable", 188 /* xt_iclass_rsr.ibreakenable */,
++ 0,
++ Opcode_rsr_ibreakenable_encode_fns, 0, 0 },
++ { "wsr.ibreakenable", 189 /* xt_iclass_wsr.ibreakenable */,
++ 0,
++ Opcode_wsr_ibreakenable_encode_fns, 0, 0 },
++ { "xsr.ibreakenable", 190 /* xt_iclass_xsr.ibreakenable */,
++ 0,
++ Opcode_xsr_ibreakenable_encode_fns, 0, 0 },
++ { "rsr.debugcause", 191 /* xt_iclass_rsr.debugcause */,
++ 0,
++ Opcode_rsr_debugcause_encode_fns, 0, 0 },
++ { "wsr.debugcause", 192 /* xt_iclass_wsr.debugcause */,
++ 0,
++ Opcode_wsr_debugcause_encode_fns, 0, 0 },
++ { "xsr.debugcause", 193 /* xt_iclass_xsr.debugcause */,
++ 0,
++ Opcode_xsr_debugcause_encode_fns, 0, 0 },
++ { "rsr.icount", 194 /* xt_iclass_rsr.icount */,
++ 0,
++ Opcode_rsr_icount_encode_fns, 0, 0 },
++ { "wsr.icount", 195 /* xt_iclass_wsr.icount */,
++ 0,
++ Opcode_wsr_icount_encode_fns, 0, 0 },
++ { "xsr.icount", 196 /* xt_iclass_xsr.icount */,
++ 0,
++ Opcode_xsr_icount_encode_fns, 0, 0 },
++ { "rsr.icountlevel", 197 /* xt_iclass_rsr.icountlevel */,
++ 0,
++ Opcode_rsr_icountlevel_encode_fns, 0, 0 },
++ { "wsr.icountlevel", 198 /* xt_iclass_wsr.icountlevel */,
++ 0,
++ Opcode_wsr_icountlevel_encode_fns, 0, 0 },
++ { "xsr.icountlevel", 199 /* xt_iclass_xsr.icountlevel */,
++ 0,
++ Opcode_xsr_icountlevel_encode_fns, 0, 0 },
++ { "rsr.ddr", 200 /* xt_iclass_rsr.ddr */,
++ 0,
++ Opcode_rsr_ddr_encode_fns, 0, 0 },
++ { "wsr.ddr", 201 /* xt_iclass_wsr.ddr */,
++ 0,
++ Opcode_wsr_ddr_encode_fns, 0, 0 },
++ { "xsr.ddr", 202 /* xt_iclass_xsr.ddr */,
++ 0,
++ Opcode_xsr_ddr_encode_fns, 0, 0 },
++ { "rfdo", 203 /* xt_iclass_rfdo */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_rfdo_encode_fns, 0, 0 },
++ { "rfdd", 204 /* xt_iclass_rfdd */,
++ XTENSA_OPCODE_IS_JUMP,
++ Opcode_rfdd_encode_fns, 0, 0 },
++ { "wsr.mmid", 205 /* xt_iclass_wsr.mmid */,
++ 0,
++ Opcode_wsr_mmid_encode_fns, 0, 0 },
++ { "rsr.ccount", 206 /* xt_iclass_rsr.ccount */,
++ 0,
++ Opcode_rsr_ccount_encode_fns, 0, 0 },
++ { "wsr.ccount", 207 /* xt_iclass_wsr.ccount */,
++ 0,
++ Opcode_wsr_ccount_encode_fns, 0, 0 },
++ { "xsr.ccount", 208 /* xt_iclass_xsr.ccount */,
++ 0,
++ Opcode_xsr_ccount_encode_fns, 0, 0 },
++ { "rsr.ccompare0", 209 /* xt_iclass_rsr.ccompare0 */,
++ 0,
++ Opcode_rsr_ccompare0_encode_fns, 0, 0 },
++ { "wsr.ccompare0", 210 /* xt_iclass_wsr.ccompare0 */,
++ 0,
++ Opcode_wsr_ccompare0_encode_fns, 0, 0 },
++ { "xsr.ccompare0", 211 /* xt_iclass_xsr.ccompare0 */,
++ 0,
++ Opcode_xsr_ccompare0_encode_fns, 0, 0 },
++ { "idtlb", 212 /* xt_iclass_idtlb */,
++ 0,
++ Opcode_idtlb_encode_fns, 0, 0 },
++ { "pdtlb", 213 /* xt_iclass_rdtlb */,
++ 0,
++ Opcode_pdtlb_encode_fns, 0, 0 },
++ { "rdtlb0", 213 /* xt_iclass_rdtlb */,
++ 0,
++ Opcode_rdtlb0_encode_fns, 0, 0 },
++ { "rdtlb1", 213 /* xt_iclass_rdtlb */,
++ 0,
++ Opcode_rdtlb1_encode_fns, 0, 0 },
++ { "wdtlb", 214 /* xt_iclass_wdtlb */,
++ 0,
++ Opcode_wdtlb_encode_fns, 0, 0 },
++ { "iitlb", 215 /* xt_iclass_iitlb */,
++ 0,
++ Opcode_iitlb_encode_fns, 0, 0 },
++ { "pitlb", 216 /* xt_iclass_ritlb */,
++ 0,
++ Opcode_pitlb_encode_fns, 0, 0 },
++ { "ritlb0", 216 /* xt_iclass_ritlb */,
++ 0,
++ Opcode_ritlb0_encode_fns, 0, 0 },
++ { "ritlb1", 216 /* xt_iclass_ritlb */,
++ 0,
++ Opcode_ritlb1_encode_fns, 0, 0 },
++ { "witlb", 217 /* xt_iclass_witlb */,
++ 0,
++ Opcode_witlb_encode_fns, 0, 0 },
++ { "min", 218 /* xt_iclass_minmax */,
++ 0,
++ Opcode_min_encode_fns, 0, 0 },
++ { "max", 218 /* xt_iclass_minmax */,
++ 0,
++ Opcode_max_encode_fns, 0, 0 },
++ { "minu", 218 /* xt_iclass_minmax */,
++ 0,
++ Opcode_minu_encode_fns, 0, 0 },
++ { "maxu", 218 /* xt_iclass_minmax */,
++ 0,
++ Opcode_maxu_encode_fns, 0, 0 },
++ { "nsa", 219 /* xt_iclass_nsa */,
++ 0,
++ Opcode_nsa_encode_fns, 0, 0 },
++ { "nsau", 219 /* xt_iclass_nsa */,
++ 0,
++ Opcode_nsau_encode_fns, 0, 0 },
++ { "sext", 220 /* xt_iclass_sx */,
++ 0,
++ Opcode_sext_encode_fns, 0, 0 },
++ { "l32ai", 221 /* xt_iclass_l32ai */,
++ 0,
++ Opcode_l32ai_encode_fns, 0, 0 },
++ { "s32ri", 222 /* xt_iclass_s32ri */,
++ 0,
++ Opcode_s32ri_encode_fns, 0, 0 },
++ { "s32c1i", 223 /* xt_iclass_s32c1i */,
++ 0,
++ Opcode_s32c1i_encode_fns, 0, 0 },
++ { "rsr.scompare1", 224 /* xt_iclass_rsr.scompare1 */,
++ 0,
++ Opcode_rsr_scompare1_encode_fns, 0, 0 },
++ { "wsr.scompare1", 225 /* xt_iclass_wsr.scompare1 */,
++ 0,
++ Opcode_wsr_scompare1_encode_fns, 0, 0 },
++ { "xsr.scompare1", 226 /* xt_iclass_xsr.scompare1 */,
++ 0,
++ Opcode_xsr_scompare1_encode_fns, 0, 0 },
++ { "mull", 227 /* xt_mul32 */,
++ 0,
++ Opcode_mull_encode_fns, 0, 0 },
++ { "muluh", 227 /* xt_mul32 */,
++ 0,
++ Opcode_muluh_encode_fns, 0, 0 },
++ { "mulsh", 227 /* xt_mul32 */,
++ 0,
++ Opcode_mulsh_encode_fns, 0, 0 },
++ { "mul16u", 227 /* xt_mul32 */,
++ 0,
++ Opcode_mul16u_encode_fns, 0, 0 },
++ { "mul16s", 227 /* xt_mul32 */,
++ 0,
++ Opcode_mul16s_encode_fns, 0, 0 }
+ };
+
+-static xtensa_set_field_fn
+-Slot_xt_flix64_slot0_set_field_fns[] = {
+- Field_t_Slot_xt_flix64_slot0_set,
+- 0,
+- 0,
+- 0,
+- Field_imm8_Slot_xt_flix64_slot0_set,
+- Field_s_Slot_xt_flix64_slot0_set,
+- Field_imm12b_Slot_xt_flix64_slot0_set,
+- Field_imm16_Slot_xt_flix64_slot0_set,
+- Field_m_Slot_xt_flix64_slot0_set,
+- Field_n_Slot_xt_flix64_slot0_set,
+- 0,
+- 0,
+- Field_op1_Slot_xt_flix64_slot0_set,
+- Field_op2_Slot_xt_flix64_slot0_set,
+- Field_r_Slot_xt_flix64_slot0_set,
+- 0,
+- Field_sae4_Slot_xt_flix64_slot0_set,
+- Field_sae_Slot_xt_flix64_slot0_set,
+- Field_sal_Slot_xt_flix64_slot0_set,
+- Field_sargt_Slot_xt_flix64_slot0_set,
+- 0,
+- Field_sas_Slot_xt_flix64_slot0_set,
+- 0,
+- 0,
+- Field_thi3_Slot_xt_flix64_slot0_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_xt_flix64_slot0_s3_Slot_xt_flix64_slot0_set,
+- Field_combined3e2c5767_fld7_Slot_xt_flix64_slot0_set,
+- Field_combined3e2c5767_fld8_Slot_xt_flix64_slot0_set,
+- Field_combined3e2c5767_fld9_Slot_xt_flix64_slot0_set,
+- Field_combined3e2c5767_fld11_Slot_xt_flix64_slot0_set,
+- Field_combined3e2c5767_fld49xt_flix64_slot0_Slot_xt_flix64_slot0_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_xt_flix64_slot0_Slot_xt_flix64_slot0_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set
+-};
++
++/* Slot-specific opcode decode functions. */
+
+-static xtensa_get_field_fn
+-Slot_xt_flix64_slot1_get_field_fns[] = {
+- Field_t_Slot_xt_flix64_slot1_get,
+- 0,
+- 0,
+- 0,
+- Field_imm8_Slot_xt_flix64_slot1_get,
+- Field_s_Slot_xt_flix64_slot1_get,
+- Field_imm12b_Slot_xt_flix64_slot1_get,
+- 0,
+- 0,
+- 0,
+- Field_offset_Slot_xt_flix64_slot1_get,
+- 0,
+- 0,
+- Field_op2_Slot_xt_flix64_slot1_get,
+- Field_r_Slot_xt_flix64_slot1_get,
+- 0,
+- 0,
+- Field_sae_Slot_xt_flix64_slot1_get,
+- Field_sal_Slot_xt_flix64_slot1_get,
+- Field_sargt_Slot_xt_flix64_slot1_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_s4_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld16_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld19xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld20xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld21xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld22xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld23xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld25xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld26xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld28xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld30xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld32xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld33xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld35xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld51xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld52xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld54xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld57xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld58xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld60xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- Field_combined3e2c5767_fld62xt_flix64_slot1_Slot_xt_flix64_slot1_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Implicit_Field_ar0_get,
+- Implicit_Field_ar4_get,
+- Implicit_Field_ar8_get,
+- Implicit_Field_ar12_get,
+- Implicit_Field_mr0_get,
+- Implicit_Field_mr1_get,
+- Implicit_Field_mr2_get,
+- Implicit_Field_mr3_get,
+- Implicit_Field_bt16_get,
+- Implicit_Field_bs16_get,
+- Implicit_Field_br16_get,
+- Implicit_Field_brall_get
+-};
++static int
++Slot_inst_decode (const xtensa_insnbuf insn)
++{
++ switch (Field_op0_Slot_inst_get (insn))
++ {
++ case 0:
++ switch (Field_op1_Slot_inst_get (insn))
++ {
++ case 0:
++ switch (Field_op2_Slot_inst_get (insn))
++ {
++ case 0:
++ switch (Field_r_Slot_inst_get (insn))
++ {
++ case 0:
++ switch (Field_m_Slot_inst_get (insn))
++ {
++ case 0:
++ if (Field_s_Slot_inst_get (insn) == 0 &&
++ Field_n_Slot_inst_get (insn) == 0)
++ return 79; /* ill */
++ break;
++ case 2:
++ switch (Field_n_Slot_inst_get (insn))
++ {
++ case 0:
++ return 98; /* ret */
++ case 1:
++ return 14; /* retw */
++ case 2:
++ return 81; /* jx */
++ }
++ break;
++ case 3:
++ switch (Field_n_Slot_inst_get (insn))
++ {
++ case 0:
++ return 77; /* callx0 */
++ case 1:
++ return 10; /* callx4 */
++ case 2:
++ return 9; /* callx8 */
++ case 3:
++ return 8; /* callx12 */
++ }
++ break;
++ }
++ break;
++ case 1:
++ return 12; /* movsp */
++ case 2:
++ if (Field_s_Slot_inst_get (insn) == 0)
++ {
++ switch (Field_t_Slot_inst_get (insn))
++ {
++ case 0:
++ return 116; /* isync */
++ case 1:
++ return 117; /* rsync */
++ case 2:
++ return 118; /* esync */
++ case 3:
++ return 119; /* dsync */
++ case 8:
++ return 0; /* excw */
++ case 12:
++ return 114; /* memw */
++ case 13:
++ return 115; /* extw */
++ case 15:
++ return 97; /* nop */
++ }
++ }
++ break;
++ case 3:
++ switch (Field_t_Slot_inst_get (insn))
++ {
++ case 0:
++ switch (Field_s_Slot_inst_get (insn))
++ {
++ case 0:
++ return 1; /* rfe */
++ case 2:
++ return 2; /* rfde */
++ case 4:
++ return 16; /* rfwo */
++ case 5:
++ return 17; /* rfwu */
++ }
++ break;
++ case 1:
++ return 202; /* rfi */
++ }
++ break;
++ case 4:
++ return 210; /* break */
++ case 5:
++ switch (Field_s_Slot_inst_get (insn))
++ {
++ case 0:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 3; /* syscall */
++ break;
++ case 1:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 4; /* simcall */
++ break;
++ }
++ break;
++ case 6:
++ return 120; /* rsil */
++ case 7:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 203; /* waiti */
++ break;
++ }
++ break;
++ case 1:
++ return 49; /* and */
++ case 2:
++ return 50; /* or */
++ case 3:
++ return 51; /* xor */
++ case 4:
++ switch (Field_r_Slot_inst_get (insn))
++ {
++ case 0:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 102; /* ssr */
++ break;
++ case 1:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 103; /* ssl */
++ break;
++ case 2:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 104; /* ssa8l */
++ break;
++ case 3:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 105; /* ssa8b */
++ break;
++ case 4:
++ if (Field_thi3_Slot_inst_get (insn) == 0)
++ return 106; /* ssai */
++ break;
++ case 8:
++ if (Field_s_Slot_inst_get (insn) == 0)
++ return 13; /* rotw */
++ break;
++ case 14:
++ return 268; /* nsa */
++ case 15:
++ return 269; /* nsau */
++ }
++ break;
++ case 5:
++ switch (Field_r_Slot_inst_get (insn))
++ {
++ case 3:
++ return 261; /* ritlb0 */
++ case 4:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 259; /* iitlb */
++ break;
++ case 5:
++ return 260; /* pitlb */
++ case 6:
++ return 263; /* witlb */
++ case 7:
++ return 262; /* ritlb1 */
++ case 11:
++ return 256; /* rdtlb0 */
++ case 12:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 254; /* idtlb */
++ break;
++ case 13:
++ return 255; /* pdtlb */
++ case 14:
++ return 258; /* wdtlb */
++ case 15:
++ return 257; /* rdtlb1 */
++ }
++ break;
++ case 6:
++ switch (Field_s_Slot_inst_get (insn))
++ {
++ case 0:
++ return 95; /* neg */
++ case 1:
++ return 96; /* abs */
++ }
++ break;
++ case 8:
++ return 41; /* add */
++ case 9:
++ return 43; /* addx2 */
++ case 10:
++ return 44; /* addx4 */
++ case 11:
++ return 45; /* addx8 */
++ case 12:
++ return 42; /* sub */
++ case 13:
++ return 46; /* subx2 */
++ case 14:
++ return 47; /* subx4 */
++ case 15:
++ return 48; /* subx8 */
++ }
++ break;
++ case 1:
++ switch (Field_op2_Slot_inst_get (insn))
++ {
++ case 0:
++ case 1:
++ return 111; /* slli */
++ case 2:
++ case 3:
++ return 112; /* srai */
++ case 4:
++ return 113; /* srli */
++ case 6:
++ switch (Field_sr_Slot_inst_get (insn))
++ {
++ case 0:
++ return 129; /* xsr.lbeg */
++ case 1:
++ return 123; /* xsr.lend */
++ case 2:
++ return 126; /* xsr.lcount */
++ case 3:
++ return 132; /* xsr.sar */
++ case 5:
++ return 135; /* xsr.litbase */
++ case 12:
++ return 276; /* xsr.scompare1 */
++ case 72:
++ return 22; /* xsr.windowbase */
++ case 73:
++ return 25; /* xsr.windowstart */
++ case 96:
++ return 232; /* xsr.ibreakenable */
++ case 104:
++ return 244; /* xsr.ddr */
++ case 128:
++ return 226; /* xsr.ibreaka0 */
++ case 129:
++ return 229; /* xsr.ibreaka1 */
++ case 144:
++ return 214; /* xsr.dbreaka0 */
++ case 145:
++ return 220; /* xsr.dbreaka1 */
++ case 160:
++ return 217; /* xsr.dbreakc0 */
++ case 161:
++ return 223; /* xsr.dbreakc1 */
++ case 177:
++ return 143; /* xsr.epc1 */
++ case 178:
++ return 149; /* xsr.epc2 */
++ case 179:
++ return 155; /* xsr.epc3 */
++ case 180:
++ return 161; /* xsr.epc4 */
++ case 181:
++ return 167; /* xsr.epc5 */
++ case 192:
++ return 188; /* xsr.depc */
++ case 194:
++ return 173; /* xsr.eps2 */
++ case 195:
++ return 176; /* xsr.eps3 */
++ case 196:
++ return 179; /* xsr.eps4 */
++ case 197:
++ return 182; /* xsr.eps5 */
++ case 209:
++ return 146; /* xsr.excsave1 */
++ case 210:
++ return 152; /* xsr.excsave2 */
++ case 211:
++ return 158; /* xsr.excsave3 */
++ case 212:
++ return 164; /* xsr.excsave4 */
++ case 213:
++ return 170; /* xsr.excsave5 */
++ case 228:
++ return 209; /* xsr.intenable */
++ case 230:
++ return 140; /* xsr.ps */
++ case 231:
++ return 201; /* xsr.vecbase */
++ case 232:
++ return 191; /* xsr.exccause */
++ case 233:
++ return 235; /* xsr.debugcause */
++ case 234:
++ return 250; /* xsr.ccount */
++ case 236:
++ return 238; /* xsr.icount */
++ case 237:
++ return 241; /* xsr.icountlevel */
++ case 238:
++ return 185; /* xsr.excvaddr */
++ case 240:
++ return 253; /* xsr.ccompare0 */
++ case 244:
++ return 194; /* xsr.misc0 */
++ case 245:
++ return 197; /* xsr.misc1 */
++ }
++ break;
++ case 8:
++ return 108; /* src */
++ case 9:
++ if (Field_s_Slot_inst_get (insn) == 0)
++ return 109; /* srl */
++ break;
++ case 10:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 107; /* sll */
++ break;
++ case 11:
++ if (Field_s_Slot_inst_get (insn) == 0)
++ return 110; /* sra */
++ break;
++ case 12:
++ return 280; /* mul16u */
++ case 13:
++ return 281; /* mul16s */
++ case 15:
++ switch (Field_r_Slot_inst_get (insn))
++ {
++ case 14:
++ if (Field_t_Slot_inst_get (insn) == 0)
++ return 245; /* rfdo */
++ if (Field_t_Slot_inst_get (insn) == 1)
++ return 246; /* rfdd */
++ break;
++ }
++ break;
++ }
++ break;
++ case 2:
++ switch (Field_op2_Slot_inst_get (insn))
++ {
++ case 8:
++ return 277; /* mull */
++ case 10:
++ return 278; /* muluh */
++ case 11:
++ return 279; /* mulsh */
++ }
++ break;
++ case 3:
++ switch (Field_op2_Slot_inst_get (insn))
++ {
++ case 0:
++ switch (Field_sr_Slot_inst_get (insn))
++ {
++ case 0:
++ return 127; /* rsr.lbeg */
++ case 1:
++ return 121; /* rsr.lend */
++ case 2:
++ return 124; /* rsr.lcount */
++ case 3:
++ return 130; /* rsr.sar */
++ case 5:
++ return 133; /* rsr.litbase */
++ case 12:
++ return 274; /* rsr.scompare1 */
++ case 72:
++ return 20; /* rsr.windowbase */
++ case 73:
++ return 23; /* rsr.windowstart */
++ case 96:
++ return 230; /* rsr.ibreakenable */
++ case 104:
++ return 242; /* rsr.ddr */
++ case 128:
++ return 224; /* rsr.ibreaka0 */
++ case 129:
++ return 227; /* rsr.ibreaka1 */
++ case 144:
++ return 212; /* rsr.dbreaka0 */
++ case 145:
++ return 218; /* rsr.dbreaka1 */
++ case 160:
++ return 215; /* rsr.dbreakc0 */
++ case 161:
++ return 221; /* rsr.dbreakc1 */
++ case 176:
++ return 136; /* rsr.176 */
++ case 177:
++ return 141; /* rsr.epc1 */
++ case 178:
++ return 147; /* rsr.epc2 */
++ case 179:
++ return 153; /* rsr.epc3 */
++ case 180:
++ return 159; /* rsr.epc4 */
++ case 181:
++ return 165; /* rsr.epc5 */
++ case 192:
++ return 186; /* rsr.depc */
++ case 194:
++ return 171; /* rsr.eps2 */
++ case 195:
++ return 174; /* rsr.eps3 */
++ case 196:
++ return 177; /* rsr.eps4 */
++ case 197:
++ return 180; /* rsr.eps5 */
++ case 208:
++ return 137; /* rsr.208 */
++ case 209:
++ return 144; /* rsr.excsave1 */
++ case 210:
++ return 150; /* rsr.excsave2 */
++ case 211:
++ return 156; /* rsr.excsave3 */
++ case 212:
++ return 162; /* rsr.excsave4 */
++ case 213:
++ return 168; /* rsr.excsave5 */
++ case 226:
++ return 204; /* rsr.interrupt */
++ case 228:
++ return 207; /* rsr.intenable */
++ case 230:
++ return 138; /* rsr.ps */
++ case 231:
++ return 199; /* rsr.vecbase */
++ case 232:
++ return 189; /* rsr.exccause */
++ case 233:
++ return 233; /* rsr.debugcause */
++ case 234:
++ return 248; /* rsr.ccount */
++ case 235:
++ return 198; /* rsr.prid */
++ case 236:
++ return 236; /* rsr.icount */
++ case 237:
++ return 239; /* rsr.icountlevel */
++ case 238:
++ return 183; /* rsr.excvaddr */
++ case 240:
++ return 251; /* rsr.ccompare0 */
++ case 244:
++ return 192; /* rsr.misc0 */
++ case 245:
++ return 195; /* rsr.misc1 */
++ }
++ break;
++ case 1:
++ switch (Field_sr_Slot_inst_get (insn))
++ {
++ case 0:
++ return 128; /* wsr.lbeg */
++ case 1:
++ return 122; /* wsr.lend */
++ case 2:
++ return 125; /* wsr.lcount */
++ case 3:
++ return 131; /* wsr.sar */
++ case 5:
++ return 134; /* wsr.litbase */
++ case 12:
++ return 275; /* wsr.scompare1 */
++ case 72:
++ return 21; /* wsr.windowbase */
++ case 73:
++ return 24; /* wsr.windowstart */
++ case 89:
++ return 247; /* wsr.mmid */
++ case 96:
++ return 231; /* wsr.ibreakenable */
++ case 104:
++ return 243; /* wsr.ddr */
++ case 128:
++ return 225; /* wsr.ibreaka0 */
++ case 129:
++ return 228; /* wsr.ibreaka1 */
++ case 144:
++ return 213; /* wsr.dbreaka0 */
++ case 145:
++ return 219; /* wsr.dbreaka1 */
++ case 160:
++ return 216; /* wsr.dbreakc0 */
++ case 161:
++ return 222; /* wsr.dbreakc1 */
++ case 177:
++ return 142; /* wsr.epc1 */
++ case 178:
++ return 148; /* wsr.epc2 */
++ case 179:
++ return 154; /* wsr.epc3 */
++ case 180:
++ return 160; /* wsr.epc4 */
++ case 181:
++ return 166; /* wsr.epc5 */
++ case 192:
++ return 187; /* wsr.depc */
++ case 194:
++ return 172; /* wsr.eps2 */
++ case 195:
++ return 175; /* wsr.eps3 */
++ case 196:
++ return 178; /* wsr.eps4 */
++ case 197:
++ return 181; /* wsr.eps5 */
++ case 209:
++ return 145; /* wsr.excsave1 */
++ case 210:
++ return 151; /* wsr.excsave2 */
++ case 211:
++ return 157; /* wsr.excsave3 */
++ case 212:
++ return 163; /* wsr.excsave4 */
++ case 213:
++ return 169; /* wsr.excsave5 */
++ case 226:
++ return 205; /* wsr.intset */
++ case 227:
++ return 206; /* wsr.intclear */
++ case 228:
++ return 208; /* wsr.intenable */
++ case 230:
++ return 139; /* wsr.ps */
++ case 231:
++ return 200; /* wsr.vecbase */
++ case 232:
++ return 190; /* wsr.exccause */
++ case 233:
++ return 234; /* wsr.debugcause */
++ case 234:
++ return 249; /* wsr.ccount */
++ case 236:
++ return 237; /* wsr.icount */
++ case 237:
++ return 240; /* wsr.icountlevel */
++ case 238:
++ return 184; /* wsr.excvaddr */
++ case 240:
++ return 252; /* wsr.ccompare0 */
++ case 244:
++ return 193; /* wsr.misc0 */
++ case 245:
++ return 196; /* wsr.misc1 */
++ }
++ break;
++ case 2:
++ return 270; /* sext */
++ case 4:
++ return 264; /* min */
++ case 5:
++ return 265; /* max */
++ case 6:
++ return 266; /* minu */
++ case 7:
++ return 267; /* maxu */
++ case 8:
++ return 91; /* moveqz */
++ case 9:
++ return 92; /* movnez */
++ case 10:
++ return 93; /* movltz */
++ case 11:
++ return 94; /* movgez */
++ case 14:
++ if (Field_st_Slot_inst_get (insn) == 231)
++ return 37; /* rur.threadptr */
++ break;
++ case 15:
++ if (Field_sr_Slot_inst_get (insn) == 231)
++ return 38; /* wur.threadptr */
++ break;
++ }
++ break;
++ case 4:
++ case 5:
++ return 78; /* extui */
++ case 9:
++ switch (Field_op2_Slot_inst_get (insn))
++ {
++ case 0:
++ return 18; /* l32e */
++ case 4:
++ return 19; /* s32e */
++ }
++ break;
++ }
++ break;
++ case 1:
++ return 85; /* l32r */
++ case 2:
++ switch (Field_r_Slot_inst_get (insn))
++ {
++ case 0:
++ return 86; /* l8ui */
++ case 1:
++ return 82; /* l16ui */
++ case 2:
++ return 84; /* l32i */
++ case 4:
++ return 101; /* s8i */
++ case 5:
++ return 99; /* s16i */
++ case 6:
++ return 100; /* s32i */
++ case 9:
++ return 83; /* l16si */
++ case 10:
++ return 90; /* movi */
++ case 11:
++ return 271; /* l32ai */
++ case 12:
++ return 39; /* addi */
++ case 13:
++ return 40; /* addmi */
++ case 14:
++ return 273; /* s32c1i */
++ case 15:
++ return 272; /* s32ri */
++ }
++ break;
++ case 5:
++ switch (Field_n_Slot_inst_get (insn))
++ {
++ case 0:
++ return 76; /* call0 */
++ case 1:
++ return 7; /* call4 */
++ case 2:
++ return 6; /* call8 */
++ case 3:
++ return 5; /* call12 */
++ }
++ break;
++ case 6:
++ switch (Field_n_Slot_inst_get (insn))
++ {
++ case 0:
++ return 80; /* j */
++ case 1:
++ switch (Field_m_Slot_inst_get (insn))
++ {
++ case 0:
++ return 72; /* beqz */
++ case 1:
++ return 73; /* bnez */
++ case 2:
++ return 75; /* bltz */
++ case 3:
++ return 74; /* bgez */
++ }
++ break;
++ case 2:
++ switch (Field_m_Slot_inst_get (insn))
++ {
++ case 0:
++ return 52; /* beqi */
++ case 1:
++ return 53; /* bnei */
++ case 2:
++ return 55; /* blti */
++ case 3:
++ return 54; /* bgei */
++ }
++ break;
++ case 3:
++ switch (Field_m_Slot_inst_get (insn))
++ {
++ case 0:
++ return 11; /* entry */
++ case 1:
++ switch (Field_r_Slot_inst_get (insn))
++ {
++ case 8:
++ return 87; /* loop */
++ case 9:
++ return 88; /* loopnez */
++ case 10:
++ return 89; /* loopgtz */
++ }
++ break;
++ case 2:
++ return 59; /* bltui */
++ case 3:
++ return 58; /* bgeui */
++ }
++ break;
++ }
++ break;
++ case 7:
++ switch (Field_r_Slot_inst_get (insn))
++ {
++ case 0:
++ return 67; /* bnone */
++ case 1:
++ return 60; /* beq */
++ case 2:
++ return 63; /* blt */
++ case 3:
++ return 65; /* bltu */
++ case 4:
++ return 68; /* ball */
++ case 5:
++ return 70; /* bbc */
++ case 6:
++ case 7:
++ return 56; /* bbci */
++ case 8:
++ return 66; /* bany */
++ case 9:
++ return 61; /* bne */
++ case 10:
++ return 62; /* bge */
++ case 11:
++ return 64; /* bgeu */
++ case 12:
++ return 69; /* bnall */
++ case 13:
++ return 71; /* bbs */
++ case 14:
++ case 15:
++ return 57; /* bbsi */
++ }
++ break;
++ }
++ return 0;
++}
+
+-static xtensa_set_field_fn
+-Slot_xt_flix64_slot1_set_field_fns[] = {
+- Field_t_Slot_xt_flix64_slot1_set,
+- 0,
+- 0,
+- 0,
+- Field_imm8_Slot_xt_flix64_slot1_set,
+- Field_s_Slot_xt_flix64_slot1_set,
+- Field_imm12b_Slot_xt_flix64_slot1_set,
+- 0,
+- 0,
+- 0,
+- Field_offset_Slot_xt_flix64_slot1_set,
+- 0,
+- 0,
+- Field_op2_Slot_xt_flix64_slot1_set,
+- Field_r_Slot_xt_flix64_slot1_set,
+- 0,
+- 0,
+- Field_sae_Slot_xt_flix64_slot1_set,
+- Field_sal_Slot_xt_flix64_slot1_set,
+- Field_sargt_Slot_xt_flix64_slot1_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_s4_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld16_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld19xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld20xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld21xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld22xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld23xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld25xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld26xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld28xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld30xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld32xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld33xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld35xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld51xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld52xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld53xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld54xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld57xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld58xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld60xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- Field_combined3e2c5767_fld62xt_flix64_slot1_Slot_xt_flix64_slot1_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set
+-};
++static int
++Slot_inst16b_decode (const xtensa_insnbuf insn)
++{
++ switch (Field_op0_Slot_inst16b_get (insn))
++ {
++ case 12:
++ switch (Field_i_Slot_inst16b_get (insn))
++ {
++ case 0:
++ return 33; /* movi.n */
++ case 1:
++ switch (Field_z_Slot_inst16b_get (insn))
++ {
++ case 0:
++ return 28; /* beqz.n */
++ case 1:
++ return 29; /* bnez.n */
++ }
++ break;
++ }
++ break;
++ case 13:
++ switch (Field_r_Slot_inst16b_get (insn))
++ {
++ case 0:
++ return 32; /* mov.n */
++ case 15:
++ switch (Field_t_Slot_inst16b_get (insn))
++ {
++ case 0:
++ return 35; /* ret.n */
++ case 1:
++ return 15; /* retw.n */
++ case 2:
++ return 211; /* break.n */
++ case 3:
++ if (Field_s_Slot_inst16b_get (insn) == 0)
++ return 34; /* nop.n */
++ break;
++ case 6:
++ if (Field_s_Slot_inst16b_get (insn) == 0)
++ return 30; /* ill.n */
++ break;
++ }
++ break;
++ }
++ break;
++ }
++ return 0;
++}
++
++static int
++Slot_inst16a_decode (const xtensa_insnbuf insn)
++{
++ switch (Field_op0_Slot_inst16a_get (insn))
++ {
++ case 8:
++ return 31; /* l32i.n */
++ case 9:
++ return 36; /* s32i.n */
++ case 10:
++ return 26; /* add.n */
++ case 11:
++ return 27; /* addi.n */
++ }
++ return 0;
++}
+
+-static xtensa_get_field_fn
+-Slot_xt_flix64_slot2_get_field_fns[] = {
+- Field_t_Slot_xt_flix64_slot2_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_s_Slot_xt_flix64_slot2_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_r_Slot_xt_flix64_slot2_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_sargt_Slot_xt_flix64_slot2_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_imm7_Slot_xt_flix64_slot2_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_s5_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld36xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld37xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld39xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld41xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld42xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld44xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld45xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld47xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld63xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld65xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld66xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- Field_combined3e2c5767_fld68xt_flix64_slot2_Slot_xt_flix64_slot2_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Implicit_Field_ar0_get,
+- Implicit_Field_ar4_get,
+- Implicit_Field_ar8_get,
+- Implicit_Field_ar12_get,
+- Implicit_Field_mr0_get,
+- Implicit_Field_mr1_get,
+- Implicit_Field_mr2_get,
+- Implicit_Field_mr3_get,
+- Implicit_Field_bt16_get,
+- Implicit_Field_bs16_get,
+- Implicit_Field_br16_get,
+- Implicit_Field_brall_get
+-};
++
++/* Instruction slots. */
+
+-static xtensa_set_field_fn
+-Slot_xt_flix64_slot2_set_field_fns[] = {
+- Field_t_Slot_xt_flix64_slot2_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_s_Slot_xt_flix64_slot2_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_r_Slot_xt_flix64_slot2_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_sargt_Slot_xt_flix64_slot2_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_imm7_Slot_xt_flix64_slot2_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_op0_s5_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld36xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld37xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld39xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld41xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld42xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld44xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld45xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld47xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld63xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld64xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld65xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld66xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- Field_combined3e2c5767_fld68xt_flix64_slot2_Slot_xt_flix64_slot2_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
++static void
++Slot_x24_Format_inst_0_get (const xtensa_insnbuf insn,
++ xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = (insn[0] & 0xffffff);
++}
++
++static void
++Slot_x24_Format_inst_0_set (xtensa_insnbuf insn,
++ const xtensa_insnbuf slotbuf)
++{
++ insn[0] = (insn[0] & ~0xffffff) | (slotbuf[0] & 0xffffff);
++}
++
++static void
++Slot_x16a_Format_inst16a_0_get (const xtensa_insnbuf insn,
++ xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = ((insn[0] & 0xffff00) >> 8);
++}
++
++static void
++Slot_x16a_Format_inst16a_0_set (xtensa_insnbuf insn,
++ const xtensa_insnbuf slotbuf)
++{
++ insn[0] = (insn[0] & ~0xffff00) | ((slotbuf[0] & 0xffff) << 8);
++}
++
++static void
++Slot_x16b_Format_inst16b_0_get (const xtensa_insnbuf insn,
++ xtensa_insnbuf slotbuf)
++{
++ slotbuf[0] = ((insn[0] & 0xffff00) >> 8);
++}
++
++static void
++Slot_x16b_Format_inst16b_0_set (xtensa_insnbuf insn,
++ const xtensa_insnbuf slotbuf)
++{
++ insn[0] = (insn[0] & ~0xffff00) | ((slotbuf[0] & 0xffff) << 8);
++}
++
++static xtensa_get_field_fn
++Slot_inst_get_field_fns[] = {
++ Field_t_Slot_inst_get,
++ Field_bbi4_Slot_inst_get,
++ Field_bbi_Slot_inst_get,
++ Field_imm12_Slot_inst_get,
++ Field_imm8_Slot_inst_get,
++ Field_s_Slot_inst_get,
++ Field_imm12b_Slot_inst_get,
++ Field_imm16_Slot_inst_get,
++ Field_m_Slot_inst_get,
++ Field_n_Slot_inst_get,
++ Field_offset_Slot_inst_get,
++ Field_op0_Slot_inst_get,
++ Field_op1_Slot_inst_get,
++ Field_op2_Slot_inst_get,
++ Field_r_Slot_inst_get,
++ Field_sa4_Slot_inst_get,
++ Field_sae4_Slot_inst_get,
++ Field_sae_Slot_inst_get,
++ Field_sal_Slot_inst_get,
++ Field_sargt_Slot_inst_get,
++ Field_sas4_Slot_inst_get,
++ Field_sas_Slot_inst_get,
++ Field_sr_Slot_inst_get,
++ Field_st_Slot_inst_get,
++ Field_thi3_Slot_inst_get,
++ Field_imm4_Slot_inst_get,
++ Field_mn_Slot_inst_get,
+ 0,
+ 0,
+ 0,
+@@ -20837,6 +9122,43 @@ Slot_xt_flix64_slot2_set_field_fns[] = {
+ 0,
+ 0,
+ 0,
++ Field_xt_wbr15_imm_Slot_inst_get,
++ Field_xt_wbr18_imm_Slot_inst_get,
++ Implicit_Field_ar0_get,
++ Implicit_Field_ar4_get,
++ Implicit_Field_ar8_get,
++ Implicit_Field_ar12_get
++};
++
++static xtensa_set_field_fn
++Slot_inst_set_field_fns[] = {
++ Field_t_Slot_inst_set,
++ Field_bbi4_Slot_inst_set,
++ Field_bbi_Slot_inst_set,
++ Field_imm12_Slot_inst_set,
++ Field_imm8_Slot_inst_set,
++ Field_s_Slot_inst_set,
++ Field_imm12b_Slot_inst_set,
++ Field_imm16_Slot_inst_set,
++ Field_m_Slot_inst_set,
++ Field_n_Slot_inst_set,
++ Field_offset_Slot_inst_set,
++ Field_op0_Slot_inst_set,
++ Field_op1_Slot_inst_set,
++ Field_op2_Slot_inst_set,
++ Field_r_Slot_inst_set,
++ Field_sa4_Slot_inst_set,
++ Field_sae4_Slot_inst_set,
++ Field_sae_Slot_inst_set,
++ Field_sal_Slot_inst_set,
++ Field_sargt_Slot_inst_set,
++ Field_sas4_Slot_inst_set,
++ Field_sas_Slot_inst_set,
++ Field_sr_Slot_inst_set,
++ Field_st_Slot_inst_set,
++ Field_thi3_Slot_inst_set,
++ Field_imm4_Slot_inst_set,
++ Field_mn_Slot_inst_set,
+ 0,
+ 0,
+ 0,
+@@ -20845,14 +9167,8 @@ Slot_xt_flix64_slot2_set_field_fns[] = {
+ 0,
+ 0,
+ 0,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
++ Field_xt_wbr15_imm_Slot_inst_set,
++ Field_xt_wbr18_imm_Slot_inst_set,
+ Implicit_Field_set,
+ Implicit_Field_set,
+ Implicit_Field_set,
+@@ -20860,94 +9176,22 @@ Slot_xt_flix64_slot2_set_field_fns[] = {
+ };
+
+ static xtensa_get_field_fn
+-Slot_xt_flix64_slot3_get_field_fns[] = {
+- Field_t_Slot_xt_flix64_slot3_get,
+- 0,
+- Field_bbi_Slot_xt_flix64_slot3_get,
+- 0,
+- 0,
+- Field_s_Slot_xt_flix64_slot3_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_r_Slot_xt_flix64_slot3_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_xt_wbr18_imm_Slot_xt_flix64_slot3_get,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
++Slot_inst16a_get_field_fns[] = {
++ Field_t_Slot_inst16a_get,
+ 0,
+ 0,
+ 0,
+ 0,
++ Field_s_Slot_inst16a_get,
+ 0,
+ 0,
+ 0,
+ 0,
+ 0,
++ Field_op0_Slot_inst16a_get,
+ 0,
+ 0,
++ Field_r_Slot_inst16a_get,
+ 0,
+ 0,
+ 0,
+@@ -20955,93 +9199,44 @@ Slot_xt_flix64_slot3_get_field_fns[] = {
+ 0,
+ 0,
+ 0,
++ Field_sr_Slot_inst16a_get,
++ Field_st_Slot_inst16a_get,
+ 0,
++ Field_imm4_Slot_inst16a_get,
+ 0,
++ Field_i_Slot_inst16a_get,
++ Field_imm6lo_Slot_inst16a_get,
++ Field_imm6hi_Slot_inst16a_get,
++ Field_imm7lo_Slot_inst16a_get,
++ Field_imm7hi_Slot_inst16a_get,
++ Field_z_Slot_inst16a_get,
++ Field_imm6_Slot_inst16a_get,
++ Field_imm7_Slot_inst16a_get,
+ 0,
+- Field_op0_s6_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld70xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld72xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld73xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld74xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld75xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld76xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld77xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld78xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld79xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld80xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld81xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld82xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld83xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld84xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld85xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld86xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld87xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld88xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld89xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld90xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld91xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld92xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+- Field_combined3e2c5767_fld93xt_flix64_slot3_Slot_xt_flix64_slot3_get,
+ 0,
+ Implicit_Field_ar0_get,
+ Implicit_Field_ar4_get,
+ Implicit_Field_ar8_get,
+- Implicit_Field_ar12_get,
+- Implicit_Field_mr0_get,
+- Implicit_Field_mr1_get,
+- Implicit_Field_mr2_get,
+- Implicit_Field_mr3_get,
+- Implicit_Field_bt16_get,
+- Implicit_Field_bs16_get,
+- Implicit_Field_br16_get,
+- Implicit_Field_brall_get
++ Implicit_Field_ar12_get
+ };
+
+ static xtensa_set_field_fn
+-Slot_xt_flix64_slot3_set_field_fns[] = {
+- Field_t_Slot_xt_flix64_slot3_set,
+- 0,
+- Field_bbi_Slot_xt_flix64_slot3_set,
+- 0,
+- 0,
+- Field_s_Slot_xt_flix64_slot3_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- Field_r_Slot_xt_flix64_slot3_set,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
+- 0,
++Slot_inst16a_set_field_fns[] = {
++ Field_t_Slot_inst16a_set,
+ 0,
+ 0,
+ 0,
+ 0,
++ Field_s_Slot_inst16a_set,
+ 0,
+ 0,
+ 0,
+ 0,
+ 0,
++ Field_op0_Slot_inst16a_set,
+ 0,
+ 0,
++ Field_r_Slot_inst16a_set,
+ 0,
+ 0,
+ 0,
+@@ -21049,22 +9244,44 @@ Slot_xt_flix64_slot3_set_field_fns[] = {
+ 0,
+ 0,
+ 0,
++ Field_sr_Slot_inst16a_set,
++ Field_st_Slot_inst16a_set,
+ 0,
++ Field_imm4_Slot_inst16a_set,
+ 0,
++ Field_i_Slot_inst16a_set,
++ Field_imm6lo_Slot_inst16a_set,
++ Field_imm6hi_Slot_inst16a_set,
++ Field_imm7lo_Slot_inst16a_set,
++ Field_imm7hi_Slot_inst16a_set,
++ Field_z_Slot_inst16a_set,
++ Field_imm6_Slot_inst16a_set,
++ Field_imm7_Slot_inst16a_set,
+ 0,
+ 0,
++ Implicit_Field_set,
++ Implicit_Field_set,
++ Implicit_Field_set,
++ Implicit_Field_set
++};
++
++static xtensa_get_field_fn
++Slot_inst16b_get_field_fns[] = {
++ Field_t_Slot_inst16b_get,
+ 0,
+- Field_xt_wbr18_imm_Slot_xt_flix64_slot3_set,
+ 0,
+ 0,
+ 0,
++ Field_s_Slot_inst16b_get,
+ 0,
+ 0,
+ 0,
+ 0,
+ 0,
++ Field_op0_Slot_inst16b_get,
+ 0,
+ 0,
++ Field_r_Slot_inst16b_get,
+ 0,
+ 0,
+ 0,
+@@ -21072,21 +9289,44 @@ Slot_xt_flix64_slot3_set_field_fns[] = {
+ 0,
+ 0,
+ 0,
++ Field_sr_Slot_inst16b_get,
++ Field_st_Slot_inst16b_get,
+ 0,
++ Field_imm4_Slot_inst16b_get,
+ 0,
++ Field_i_Slot_inst16b_get,
++ Field_imm6lo_Slot_inst16b_get,
++ Field_imm6hi_Slot_inst16b_get,
++ Field_imm7lo_Slot_inst16b_get,
++ Field_imm7hi_Slot_inst16b_get,
++ Field_z_Slot_inst16b_get,
++ Field_imm6_Slot_inst16b_get,
++ Field_imm7_Slot_inst16b_get,
+ 0,
+ 0,
++ Implicit_Field_ar0_get,
++ Implicit_Field_ar4_get,
++ Implicit_Field_ar8_get,
++ Implicit_Field_ar12_get
++};
++
++static xtensa_set_field_fn
++Slot_inst16b_set_field_fns[] = {
++ Field_t_Slot_inst16b_set,
+ 0,
+ 0,
+ 0,
+ 0,
++ Field_s_Slot_inst16b_set,
+ 0,
+ 0,
+ 0,
+ 0,
+ 0,
++ Field_op0_Slot_inst16b_set,
+ 0,
+ 0,
++ Field_r_Slot_inst16b_set,
+ 0,
+ 0,
+ 0,
+@@ -21094,46 +9334,24 @@ Slot_xt_flix64_slot3_set_field_fns[] = {
+ 0,
+ 0,
+ 0,
++ Field_sr_Slot_inst16b_set,
++ Field_st_Slot_inst16b_set,
+ 0,
++ Field_imm4_Slot_inst16b_set,
+ 0,
++ Field_i_Slot_inst16b_set,
++ Field_imm6lo_Slot_inst16b_set,
++ Field_imm6hi_Slot_inst16b_set,
++ Field_imm7lo_Slot_inst16b_set,
++ Field_imm7hi_Slot_inst16b_set,
++ Field_z_Slot_inst16b_set,
++ Field_imm6_Slot_inst16b_set,
++ Field_imm7_Slot_inst16b_set,
+ 0,
+- Field_op0_s6_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld70xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld71_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld72xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld73xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld74xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld75xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld76xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld77xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld78xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld79xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld80xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld81xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld82xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld83xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld84xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld85xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld86xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld87xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld88xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld89xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld90xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld91xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld92xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+- Field_combined3e2c5767_fld93xt_flix64_slot3_Slot_xt_flix64_slot3_set,
+ 0,
+ Implicit_Field_set,
+ Implicit_Field_set,
+ Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+- Implicit_Field_set,
+ Implicit_Field_set
+ };
+
+@@ -21149,27 +9367,7 @@ static xtensa_slot_internal slots[] = {
+ { "Inst16b", "x16b", 0,
+ Slot_x16b_Format_inst16b_0_get, Slot_x16b_Format_inst16b_0_set,
+ Slot_inst16b_get_field_fns, Slot_inst16b_set_field_fns,
+- Slot_inst16b_decode, "nop.n" },
+- { "xt_flix64_slot0", "xt_format1", 0,
+- Slot_xt_format1_Format_xt_flix64_slot0_4_get, Slot_xt_format1_Format_xt_flix64_slot0_4_set,
+- Slot_xt_flix64_slot0_get_field_fns, Slot_xt_flix64_slot0_set_field_fns,
+- Slot_xt_flix64_slot0_decode, "nop" },
+- { "xt_flix64_slot0", "xt_format2", 0,
+- Slot_xt_format2_Format_xt_flix64_slot0_4_get, Slot_xt_format2_Format_xt_flix64_slot0_4_set,
+- Slot_xt_flix64_slot0_get_field_fns, Slot_xt_flix64_slot0_set_field_fns,
+- Slot_xt_flix64_slot0_decode, "nop" },
+- { "xt_flix64_slot1", "xt_format1", 1,
+- Slot_xt_format1_Format_xt_flix64_slot1_28_get, Slot_xt_format1_Format_xt_flix64_slot1_28_set,
+- Slot_xt_flix64_slot1_get_field_fns, Slot_xt_flix64_slot1_set_field_fns,
+- Slot_xt_flix64_slot1_decode, "nop" },
+- { "xt_flix64_slot2", "xt_format1", 2,
+- Slot_xt_format1_Format_xt_flix64_slot2_48_get, Slot_xt_format1_Format_xt_flix64_slot2_48_set,
+- Slot_xt_flix64_slot2_get_field_fns, Slot_xt_flix64_slot2_set_field_fns,
+- Slot_xt_flix64_slot2_decode, "nop" },
+- { "xt_flix64_slot3", "xt_format2", 1,
+- Slot_xt_format2_Format_xt_flix64_slot3_28_get, Slot_xt_format2_Format_xt_flix64_slot3_28_set,
+- Slot_xt_flix64_slot3_get_field_fns, Slot_xt_flix64_slot3_set_field_fns,
+- Slot_xt_flix64_slot3_decode, "nop" }
++ Slot_inst16b_decode, "nop.n" }
+ };
+
+
+@@ -21179,35 +9377,18 @@ static void
+ Format_x24_encode (xtensa_insnbuf insn)
+ {
+ insn[0] = 0;
+- insn[1] = 0;
+ }
+
+ static void
+ Format_x16a_encode (xtensa_insnbuf insn)
+ {
+- insn[0] = 0x8;
+- insn[1] = 0;
++ insn[0] = 0x800000;
+ }
+
+ static void
+ Format_x16b_encode (xtensa_insnbuf insn)
+ {
+- insn[0] = 0xc;
+- insn[1] = 0;
+-}
+-
+-static void
+-Format_xt_format1_encode (xtensa_insnbuf insn)
+-{
+- insn[0] = 0xe;
+- insn[1] = 0;
+-}
+-
+-static void
+-Format_xt_format2_encode (xtensa_insnbuf insn)
+-{
+- insn[0] = 0xf;
+- insn[1] = 0;
++ insn[0] = 0xc00000;
+ }
+
+ static int Format_x24_slots[] = { 0 };
+@@ -21216,32 +9397,22 @@ static int Format_x16a_slots[] = { 1 };
+
+ static int Format_x16b_slots[] = { 2 };
+
+-static int Format_xt_format1_slots[] = { 3, 5, 6 };
+-
+-static int Format_xt_format2_slots[] = { 4, 7 };
+-
+ static xtensa_format_internal formats[] = {
+ { "x24", 3, Format_x24_encode, 1, Format_x24_slots },
+ { "x16a", 2, Format_x16a_encode, 1, Format_x16a_slots },
+- { "x16b", 2, Format_x16b_encode, 1, Format_x16b_slots },
+- { "xt_format1", 8, Format_xt_format1_encode, 3, Format_xt_format1_slots },
+- { "xt_format2", 8, Format_xt_format2_encode, 2, Format_xt_format2_slots }
++ { "x16b", 2, Format_x16b_encode, 1, Format_x16b_slots }
+ };
+
+
+ static int
+ format_decoder (const xtensa_insnbuf insn)
+ {
+- if ((insn[0] & 0x8) == 0 && (insn[1] & 0) == 0)
++ if ((insn[0] & 0x800000) == 0)
+ return 0; /* x24 */
+- if ((insn[0] & 0xc) == 0x8 && (insn[1] & 0) == 0)
++ if ((insn[0] & 0xc00000) == 0x800000)
+ return 1; /* x16a */
+- if ((insn[0] & 0xe) == 0xc && (insn[1] & 0) == 0)
++ if ((insn[0] & 0xe00000) == 0xc00000)
+ return 2; /* x16b */
+- if ((insn[0] & 0xf) == 0xe && (insn[1] & 0) == 0)
+- return 3; /* xt_format1 */
+- if ((insn[0] & 0xf) == 0xf && (insn[1] & 0x80000000) == 0)
+- return 4; /* xt_format2 */
+ return -1;
+ }
+
+@@ -21260,14 +9431,14 @@ static int length_table[16] = {
+ 2,
+ 2,
+ 2,
+- 8,
+- 8
++ -1,
++ -1
+ };
+
+ static int
+ length_decoder (const unsigned char *insn)
+ {
+- int op0 = insn[0] & 0xf;
++ int op0 = (insn[0] >> 4) & 0xf;
+ return length_table[op0];
+ }
+
+@@ -21275,15 +9446,15 @@ length_decoder (const unsigned char *insn)
+ /* Top-level ISA structure. */
+
+ xtensa_isa_internal xtensa_modules = {
+- 0 /* little-endian */,
+- 8 /* insn_size */, 0,
+- 5, formats, format_decoder, length_decoder,
+- 8, slots,
+- 135 /* num_fields */,
+- 188, operands,
+- 355, iclasses,
+- 530, opcodes, 0,
+- 8, regfiles,
++ 1 /* big-endian */,
++ 3 /* insn_size */, 0,
++ 3, formats, format_decoder, length_decoder,
++ 3, slots,
++ 41 /* num_fields */,
++ 75, operands,
++ 228, iclasses,
++ 282, opcodes, 0,
++ 1, regfiles,
+ NUM_STATES, states, 0,
+ NUM_SYSREGS, sysregs, 0,
+ { MAX_SPECIAL_REG, MAX_USER_REG }, { 0, 0 },
+diff --git a/include/xtensa-config.h b/include/xtensa-config.h
+index 30f4f41..fe9b051 100644
+--- a/include/xtensa-config.h
++++ b/include/xtensa-config.h
+@@ -1,7 +1,7 @@
+ /* Xtensa configuration settings.
+- Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2010
++ Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006, 2007
+ Free Software Foundation, Inc.
+- Contributed by Bob Wilson (bob.wilson@acm.org) at Tensilica.
++ Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica.
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License as published by
+@@ -44,10 +44,7 @@
+ #define XCHAL_HAVE_L32R 1
+
+ #undef XSHAL_USE_ABSOLUTE_LITERALS
+-#define XSHAL_USE_ABSOLUTE_LITERALS 0
+-
+-#undef XSHAL_HAVE_TEXT_SECTION_LITERALS
+-#define XSHAL_HAVE_TEXT_SECTION_LITERALS 1 /* Set if there is some memory that allows both code and literals. */
++#define XSHAL_USE_ABSOLUTE_LITERALS 1
+
+ #undef XCHAL_HAVE_MAC16
+ #define XCHAL_HAVE_MAC16 0
+@@ -59,10 +56,10 @@
+ #define XCHAL_HAVE_MUL32 1
+
+ #undef XCHAL_HAVE_MUL32_HIGH
+-#define XCHAL_HAVE_MUL32_HIGH 0
++#define XCHAL_HAVE_MUL32_HIGH 1
+
+ #undef XCHAL_HAVE_DIV32
+-#define XCHAL_HAVE_DIV32 1
++#define XCHAL_HAVE_DIV32 0
+
+ #undef XCHAL_HAVE_NSA
+ #define XCHAL_HAVE_NSA 1
+@@ -103,8 +100,6 @@
+ #undef XCHAL_HAVE_FP_RSQRT
+ #define XCHAL_HAVE_FP_RSQRT 0
+
+-#undef XCHAL_HAVE_DFP_accel
+-#define XCHAL_HAVE_DFP_accel 0
+ #undef XCHAL_HAVE_WINDOWED
+ #define XCHAL_HAVE_WINDOWED 1
+
+@@ -119,32 +114,32 @@
+
+
+ #undef XCHAL_ICACHE_SIZE
+-#define XCHAL_ICACHE_SIZE 16384
++#define XCHAL_ICACHE_SIZE 0
+
+ #undef XCHAL_DCACHE_SIZE
+-#define XCHAL_DCACHE_SIZE 16384
++#define XCHAL_DCACHE_SIZE 0
+
+ #undef XCHAL_ICACHE_LINESIZE
+-#define XCHAL_ICACHE_LINESIZE 32
++#define XCHAL_ICACHE_LINESIZE 16
+
+ #undef XCHAL_DCACHE_LINESIZE
+-#define XCHAL_DCACHE_LINESIZE 32
++#define XCHAL_DCACHE_LINESIZE 16
+
+ #undef XCHAL_ICACHE_LINEWIDTH
+-#define XCHAL_ICACHE_LINEWIDTH 5
++#define XCHAL_ICACHE_LINEWIDTH 4
+
+ #undef XCHAL_DCACHE_LINEWIDTH
+-#define XCHAL_DCACHE_LINEWIDTH 5
++#define XCHAL_DCACHE_LINEWIDTH 4
+
+ #undef XCHAL_DCACHE_IS_WRITEBACK
+-#define XCHAL_DCACHE_IS_WRITEBACK 1
++#define XCHAL_DCACHE_IS_WRITEBACK 0
+
+
+ #undef XCHAL_HAVE_MMU
+ #define XCHAL_HAVE_MMU 1
+
+ #undef XCHAL_MMU_MIN_PTE_PAGE_SIZE
+-#define XCHAL_MMU_MIN_PTE_PAGE_SIZE 12
++#define XCHAL_MMU_MIN_PTE_PAGE_SIZE 29
+
+
+ #undef XCHAL_HAVE_DEBUG
+@@ -157,8 +152,11 @@
+ #define XCHAL_NUM_DBREAK 2
+
+ #undef XCHAL_DEBUGLEVEL
+-#define XCHAL_DEBUGLEVEL 6
++#define XCHAL_DEBUGLEVEL 4
++
+
++#undef XCHAL_EXCM_LEVEL
++#define XCHAL_EXCM_LEVEL 3
+
+ #undef XCHAL_MAX_INSTRUCTION_SIZE
+ #define XCHAL_MAX_INSTRUCTION_SIZE 3
+--
+1.8.1
+
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-22 02:31:19 +0000