summaryrefslogtreecommitdiff
path: root/libre-testing/linux-libre-pck/0001-sdhci-revert.patch
diff options
context:
space:
mode:
authorAndré Fabian Silva Delgado <emulatorman@parabola.nu>2016-01-21 00:14:18 -0300
committerAndré Fabian Silva Delgado <emulatorman@parabola.nu>2016-01-21 00:35:15 -0300
commit65690072f7f4415677c84ea10eb2d5830e22cb41 (patch)
treeb876aee88549747d5e81069f9226dcefb5e86157 /libre-testing/linux-libre-pck/0001-sdhci-revert.patch
parentd6f56c9253d054faa9e19f9795bf14a423f23877 (diff)
downloadabslibre-65690072f7f4415677c84ea10eb2d5830e22cb41.tar.gz
abslibre-65690072f7f4415677c84ea10eb2d5830e22cb41.tar.bz2
abslibre-65690072f7f4415677c84ea10eb2d5830e22cb41.zip
linux-libre-pck-4.4_gnu.pck1-1: updating version
* disable CONFIG_X86_VERBOSE_BOOTUP - FS#47402 -> https://bugs.archlinux.org/task/47402 * enable CONFIG_VGACON_SOFT_SCROLLBACK - FS#47442 -> https://bugs.archlinux.org/task/47442 * unsetting CONFIG_ACPI_REV_OVERRIDE_POSSIBLE - FS#47710 -> https://bugs.archlinux.org/task/47710 * fix sdhci broken on some boards - FS#47778 -> https://bugs.archlinux.org/task/47778 * fix kernel panics on platform modules - FS#47805 -> https://bugs.archlinux.org/task/47805 * fix CVE-2016-0728 - FS#47820 -> https://bugs.archlinux.org/task/47820
Diffstat (limited to 'libre-testing/linux-libre-pck/0001-sdhci-revert.patch')
-rw-r--r--libre-testing/linux-libre-pck/0001-sdhci-revert.patch25
1 files changed, 25 insertions, 0 deletions
diff --git a/libre-testing/linux-libre-pck/0001-sdhci-revert.patch b/libre-testing/linux-libre-pck/0001-sdhci-revert.patch
new file mode 100644
index 000000000..5d4afd644
--- /dev/null
+++ b/libre-testing/linux-libre-pck/0001-sdhci-revert.patch
@@ -0,0 +1,25 @@
+index 2cadf08..b48565e 100644
+--- a/drivers/mmc/host/sdhci.c
++++ b/drivers/mmc/host/sdhci.c
+@@ -1895,9 +1895,9 @@ static int sdhci_execute_tuning(struct mmc_host *mmc, u32 opcode)
+ tuning_count = host->tuning_count;
+
+ /*
+- * The Host Controller needs tuning only in case of SDR104 mode
+- * and for SDR50 mode when Use Tuning for SDR50 is set in the
+- * Capabilities register.
++ * The Host Controller needs tuning in case of SDR104 and DDR50
++ * mode, and for SDR50 mode when Use Tuning for SDR50 is set in
++ * the Capabilities register.
+ * If the Host Controller supports the HS200 mode then the
+ * tuning function has to be executed.
+ */
+@@ -1917,6 +1917,7 @@ static int sdhci_execute_tuning(struct mmc_host *mmc, u32 opcode)
+ break;
+
+ case MMC_TIMING_UHS_SDR104:
++ case MMC_TIMING_UHS_DDR50:
+ break;
+
+ case MMC_TIMING_UHS_SDR50:
+generated by cgit v0.11.2 at 2016-01-01 22:11:38 (GMT)